OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [icarus_version/] [rtl/] [Module_VectorALU.v] - Diff between revs 166 and 174

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 166 Rev 174
Line 1... Line 1...
`timescale 1ns / 1ps
`timescale 1ns / 1ps
`include "aDefinitions.v"
`include "aDefinitions.v"
 
`ifdef VERILATOR
 
`include "Module_Swizzle.v"
 
`include "Module_ArithmeticComparison.v"
 
`include "Module_RadixRMul.v"
 
`include "Module_FixedPointDivision.v"
 
`include "Module_FixedPointSquareRoot.v"
 
`endif
/**********************************************************************************
/**********************************************************************************
Theia, Ray Cast Programable graphic Processing Unit.
Theia, Ray Cast Programable graphic Processing Unit.
Copyright (C) 2010  Diego Valverde (diego.valverde.g@gmail.com)
Copyright (C) 2010  Diego Valverde (diego.valverde.g@gmail.com)
 
 
This program is free software; you can redistribute it and/or
This program is free software; you can redistribute it and/or
Line 139... Line 146...
assign IOW_Operation = (iOperation == `OMWRITE);
assign IOW_Operation = (iOperation == `OMWRITE);
 
 
always @ ( * )
always @ ( * )
begin
begin
        if (iOperation == `RET)
        if (iOperation == `RET)
                oReturnFromSub <= OutputReady;
                oReturnFromSub = OutputReady;
        else
        else
                oReturnFromSub <= 1'b0;
                oReturnFromSub = 1'b0;
 
 
end
end
 
 
FFD_POSEDGE_SYNCRONOUS_RESET # ( 1 ) FFD1_AWE
FFD_POSEDGE_SYNCRONOUS_RESET # ( 1 ) FFD1_AWE
(
(
Line 1101... Line 1108...
        endcase
        endcase
end
end
//------------------------------------------------------------------------
//------------------------------------------------------------------------
//Output ready logic Stuff for Division...
//Output ready logic Stuff for Division...
//Some FFT will hopefully do the trick
//Some FFT will hopefully do the trick
 
/* verilator lint_off UNOPTFLAT*/
wire wDivisionOutputReadyA,wDivisionOutputReadyB,wDivisionOutputReadyC;
wire wDivisionOutputReadyA,wDivisionOutputReadyB,wDivisionOutputReadyC;
wire wDivisionOutputReady;
wire wDivisionOutputReady;
 
/* verilator lint_on UNOPTFLAT*/
 
 
 
 
assign wAddSubAOutputReady = wAddSubA_OutputReady;
assign wAddSubAOutputReady = wAddSubA_OutputReady;
assign wAddSubBOutputReady = wAddSubB_OutputReady;
assign wAddSubBOutputReady = wAddSubB_OutputReady;
assign wAddSubCOutputReady = wAddSubC_OutputReady;
assign wAddSubCOutputReady = wAddSubC_OutputReady;
Line 1277... Line 1285...
        endcase
        endcase
end
end
 
 
endmodule
endmodule
//------------------------------------------------------------------------
//------------------------------------------------------------------------
 No newline at end of file
 No newline at end of file
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.