| Line 1... |
Line 1... |
`timescale 1ns / 1ps
|
`timescale 1ns / 1ps
|
`include "aDefinitions.v"
|
`include "aDefinitions.v"
|
|
`ifdef VERILATOR
|
|
`include "Module_InstructionEntryPoint.v"
|
|
`include "Module_InstructionFetch.v"
|
|
`include "Module_InstructionDecode.v"
|
|
`include "Module_VectorALU.v"
|
|
`include "Module_ExecutionFSM.v"
|
|
`endif
|
/**********************************************************************************
|
/**********************************************************************************
|
Theia, Ray Cast Programable graphic Processing Unit.
|
Theia, Ray Cast Programable graphic Processing Unit.
|
Copyright (C) 2010 Diego Valverde (diego.valverde.g@gmail.com)
|
Copyright (C) 2010 Diego Valverde (diego.valverde.g@gmail.com)
|
|
|
This program is free software; you can redistribute it and/or
|
This program is free software; you can redistribute it and/or
|
| Line 75... |
Line 82... |
wire wALU2_EXE__BranchTaken;
|
wire wALU2_EXE__BranchTaken;
|
wire wALU2_IFU_BranchNotTaken;
|
wire wALU2_IFU_BranchNotTaken;
|
wire [`INSTRUCTION_WIDTH-1:0] CurrentInstruction;
|
wire [`INSTRUCTION_WIDTH-1:0] CurrentInstruction;
|
//wire wIDU2_IFU__IDUBusy;
|
//wire wIDU2_IFU__IDUBusy;
|
|
|
|
/* verilator lint_off UNOPTFLAT*/
|
wire [`INSTRUCTION_OP_LENGTH-1:0] wOperation;
|
wire [`INSTRUCTION_OP_LENGTH-1:0] wOperation /* verilator isolate_assignments*/;
|
|
/* verilator lint_on UNOPTFLAT*/
|
|
|
wire [`DATA_ROW_WIDTH-1:0] wSource0,wSource1;
|
wire [`DATA_ROW_WIDTH-1:0] wSource0,wSource1;
|
wire [`DATA_ADDRESS_WIDTH-1:0] wDestination;
|
wire [`DATA_ADDRESS_WIDTH-1:0] wDestination;
|
wire wInstructionAvailable;
|
wire wInstructionAvailable;
|
|
|
| Line 271... |
Line 278... |
|
|
|
|
|
|
endmodule
|
endmodule
|
//---------------------------------------------------------------------
|
//---------------------------------------------------------------------
|
No newline at end of file
|
No newline at end of file
|
|
|
No newline at end of file
|
No newline at end of file
|
