| Line 74... |
Line 74... |
output wire [1:0] TGA_O, //Output address tag, see THEAI documentation
|
output wire [1:0] TGA_O, //Output address tag, see THEAI documentation
|
input wire [1:0] TGC_I, //Bus cycle tag, see THEAI documentation
|
input wire [1:0] TGC_I, //Bus cycle tag, see THEAI documentation
|
input wire GNT_I, //Bus arbiter 'Granted' signal, see THEAI documentation
|
input wire GNT_I, //Bus arbiter 'Granted' signal, see THEAI documentation
|
input wire RENDREN_I,
|
input wire RENDREN_I,
|
|
|
output wire GRDY_O, //Data Latched
|
output wire HDL_O, //Data Latched
|
|
input wire HDLACK_I, //Data Latched ACK
|
input wire STDONE_I, //Scene traverse complete
|
input wire STDONE_I, //Scene traverse complete
|
input wire HDA_I,
|
input wire HDA_I,
|
output wire RCOMMIT_O,
|
output wire RCOMMIT_O,
|
|
|
output wire [`WB_WIDTH-1:0] OMEM_DAT_O,
|
output wire [`WB_WIDTH-1:0] OMEM_DAT_O,
|
| Line 102... |
Line 103... |
|
|
|
|
);
|
);
|
|
|
//When we flip the SMEM, this means we are ready to receive more data
|
//When we flip the SMEM, this means we are ready to receive more data
|
assign GRDY_O = wCU2_FlipMem;
|
assign HDL_O = wCU2_FlipMem;
|
|
|
//Alias this signals
|
//Alias this signals
|
wire Clock,Reset;
|
wire Clock,Reset;
|
assign Clock = CLK_I;
|
assign Clock = CLK_I;
|
assign Reset = RST_I;
|
assign Reset = RST_I;
|
| Line 224... |
Line 225... |
.iGFUDone( wGEO2_CU__GeometryUnitDone ),
|
.iGFUDone( wGEO2_CU__GeometryUnitDone ),
|
.iRenderEnable( RENDREN_I ),
|
.iRenderEnable( RENDREN_I ),
|
.iSceneTraverseComplete( STDONE_I ),
|
.iSceneTraverseComplete( STDONE_I ),
|
.oResultCommited( RCOMMIT_O ),
|
.oResultCommited( RCOMMIT_O ),
|
.iHostDataAvailable( HDA_I ),
|
.iHostDataAvailable( HDA_I ),
|
|
.iHostAckDataRead( HDLACK_I ),
|
|
|
|
|
`ifdef DEBUG
|
`ifdef DEBUG
|
.iDebug_CoreID( iDebug_CoreID ),
|
.iDebug_CoreID( iDebug_CoreID ),
|
`endif
|
`endif
|
| Line 349... |
Line 351... |
|
|
IO_Unit IO
|
IO_Unit IO
|
(
|
(
|
.Clock( Clock ),
|
.Clock( Clock ),
|
.Reset( Reset ),
|
.Reset( Reset ),
|
.iEnable( 0 ),// w2IO__EnableWBMaster ),
|
.iEnable( 1'b0 ),// w2IO__EnableWBMaster ),
|
.iBusCyc_Type( w2IO_MasterCycleType ),
|
.iBusCyc_Type( w2IO_MasterCycleType ),
|
|
|
.iStore( 1),//w2IO__Store ),
|
.iStore( 1'b1),//w2IO__Store ),
|
.iAdr_DataWriteBack( w2IO__DataWriteAddress ),
|
.iAdr_DataWriteBack( w2IO__DataWriteAddress ),
|
.iAdr_O_Set( w2IO__SetAddress ),
|
.iAdr_O_Set( w2IO__SetAddress ),
|
.iAdr_O_Imm( w2IO__AddressOffset ),
|
.iAdr_O_Imm( w2IO__AddressOffset ),
|
.iAdr_O_Type( w2IO__AddrIsImm ),
|
.iAdr_O_Type( w2IO__AddrIsImm ),
|
.iAdr_O_Pointer( w2IO__Adr_O_Pointer ),
|
.iAdr_O_Pointer( w2IO__Adr_O_Pointer ),
|
