OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [trunk/] [test_bench/] [TestBench_THEIA.v] - Diff between revs 143 and 146

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 143 Rev 146
Line 58... Line 58...
        reg                                                             ACK_O;
        reg                                                             ACK_O;
        wire                                                            ACK_I;
        wire                                                            ACK_I;
        wire [`WB_WIDTH-1:0]             ADR_I,ADR_O;
        wire [`WB_WIDTH-1:0]             ADR_I,ADR_O;
        wire                                                            WE_I,STB_I;
        wire                                                            WE_I,STB_I;
        wire                                                            CYC_O,WE_O,TGC_O,STB_O;
        wire                                                            CYC_O,WE_O,TGC_O,STB_O;
        //wire [1:0]                                            TGC_I;
 
        wire [1:0]                                               TGA_O;
        wire [1:0]                                               TGA_O;
        wire [1:0]                                               TGA_I;
        wire [1:0]                                               TGA_I;
        //wire [`WB_WIDTH-1:0]          DAT_I;
 
        reg [`WB_WIDTH-1:0]                      TMADR_O,TMDAT_O;
        reg [`WB_WIDTH-1:0]                      TMADR_O,TMDAT_O;
        reg [`MAX_TMEM_BANKS-1:0]        TMSEL_O;
        reg [`MAX_TMEM_BANKS-1:0]        TMSEL_O;
        reg                                                             TMWE_O;
        reg                                                             TMWE_O;
        reg [31:0]                                               rControlRegister[2:0];
        reg [31:0]                                               rControlRegister[2:0];
        integer                                                         file, log;
        integer                                                         file, log;
Line 95... Line 93...
                (
                (
                .CLK_I( Clock ),
                .CLK_I( Clock ),
                .RST_I( Reset ),
                .RST_I( Reset ),
                .RENDREN_I( RENDREN_O ),
                .RENDREN_I( RENDREN_O ),
                .DAT_I( DAT_O ),
                .DAT_I( DAT_O ),
        //      .ADR_O( ADR_I ),
 
                .ACK_I( ACK_O ),
                .ACK_I( ACK_O ),
                //.WE_O ( WE_I ),
 
                //.STB_O( STB_I ),
 
 
 
                .CYC_I( CYC_O ),
                .CYC_I( CYC_O ),
        //      .TGC_O( TGC_I ),
 
                .MST_I( MST_O ),
                .MST_I( MST_O ),
                .TGA_I( TGA_O ),
                .TGA_I( TGA_O ),
                .ACK_O( ACK_I ),
                .ACK_O( ACK_I ),
                .ADR_I( ADR_O ),
                .ADR_I( ADR_O ),
        //      .DAT_O( DAT_I ),
 
                .WE_I(  WE_O  ),
                .WE_I(  WE_O  ),
                .SEL_I( wCoreSelect ),
                .SEL_I( wCoreSelect ),
                .STB_I( STB_O ),
                .STB_I( STB_O ),
//              .TGA_O(TGA_I),
 
 
 
                //Output memory
                //Output memory
                .OMBSEL_I( wOMEMBankSelect ),
                .OMBSEL_I( wOMEMBankSelect ),
                .OMADR_I( wOMEMReadAddr ),
                .OMADR_I( wOMEMReadAddr ),
                .OMEM_O( wOMEMData ),
                .OMEM_O( wOMEMData ),
Line 228... Line 220...
        $display("Partition Size = %d",`PARTITION_SIZE);
        $display("Partition Size = %d",`PARTITION_SIZE);
        for (kk = 0; kk < `MAX_CORES; kk = kk+1)
        for (kk = 0; kk < `MAX_CORES; kk = kk+1)
                        begin
                        begin
                        wOMEMBankSelect = kk;
                        wOMEMBankSelect = kk;
                                $display("wOMEMBankSelect = %d\n",wOMEMBankSelect);
                                $display("wOMEMBankSelect = %d\n",wOMEMBankSelect);
                                for (j=0; j < `PARTITION_SIZE; j=j+1)//for (j = 0; j < 15; j = j+1)                                                                      //LOOK OUT 15 is hardcoded!!!!!!!!
                                for (j=0; j < `PARTITION_SIZE; j=j+1)
                                begin
                                begin
 
 
                                        for (i = 0; i < `RESOLUTION_HEIGHT*3; i = i +1)
                                        for (i = 0; i < `RESOLUTION_HEIGHT*3; i = i +1)
                                        begin
                                        begin
                                        wOMEMReadAddr = i+j*`RESOLUTION_WIDTH*3;
                                        wOMEMReadAddr = i+j*`RESOLUTION_WIDTH*3;
Line 307... Line 299...
                $display("Done");
                $display("Done");
 
 
                $display("Control Register : %b",rControlRegister[0]);
                $display("Control Register : %b",rControlRegister[0]);
                $display("Resolution       : %d X %d",`RESOLUTION_WIDTH, `RESOLUTION_HEIGHT );
                $display("Resolution       : %d X %d",`RESOLUTION_WIDTH, `RESOLUTION_HEIGHT );
 
 
                //Open output file
 
        //      file = $fopen("Output.ppm");
 
                log  = $fopen("Simulation.log");
                log  = $fopen("Simulation.log");
                $fwrite(log, "Simulation start time : %dns\n",$time);
                $fwrite(log, "Simulation start time : %dns\n",$time);
                $fwrite(log, "Width : %d\n",`RESOLUTION_WIDTH);
                $fwrite(log, "Width : %d\n",`RESOLUTION_WIDTH);
                $fwrite(log, "Height : %d\n",`RESOLUTION_HEIGHT);
                $fwrite(log, "Height : %d\n",`RESOLUTION_HEIGHT);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.