URL
https://opencores.org/ocsvn/tinycpu/tinycpu/trunk
[/] [tinycpu/] [trunk/] [src/] [core.vhd] - Diff between revs 33 and 34
Show entire file |
Details |
Blame |
View Log
| Rev 33 |
Rev 34 |
| Line 391... |
Line 391... |
--synthesis on
|
--synthesis on
|
end case;
|
end case;
|
when "001" => --mov reg, reg
|
when "001" => --mov reg, reg
|
regIn(to_integer(unsigned(bankreg1))) <= regOut(to_integer(unsigned(bankreg2)));
|
regIn(to_integer(unsigned(bankreg1))) <= regOut(to_integer(unsigned(bankreg2)));
|
regWE(to_integer(unsigned(bankreg1))) <= '1';
|
regWE(to_integer(unsigned(bankreg1))) <= '1';
|
|
when "010" => --mov reg, [reg] (load)
|
|
OpDestReg1 <= bankreg1;
|
|
OpWE <= '0';
|
|
OpAddress <= regOut(to_integer(unsigned(UsuallyDS))) & regOut(to_integer(unsigned(bankreg2)));
|
|
IpAddend <= x"00";
|
|
FetchEN <= '0';
|
|
state <= WaitForMemory;
|
|
when "011" => --mov [reg], reg (store)
|
|
OpDataOut <= x"00" & regOut(to_integer(unsigned(bankreg2)));
|
|
OpWW <= '0';
|
|
OpWE <= '1';
|
|
OpAddress <= regOut(to_integer(unsigned(UsuallyDS))) & regOut(to_integer(unsigned(bankreg1)));
|
|
IpAddend <= x"00";
|
|
FetchEN <= '0';
|
|
state <= WaitForMemory;
|
when others =>
|
when others =>
|
--synthesis off
|
--synthesis off
|
report "Not implemented group 5" severity error;
|
report "Not implemented group 5" severity error;
|
--synthesis on
|
--synthesis on
|
end case;
|
end case;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.