OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [testbench/] [core_tb.vhd] - Diff between revs 24 and 25

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 24 Rev 25
Line 124... Line 124... 
    wait for 10 ns;
 
    wait for 10 ns;
 
    assert( MemAddr = x"0150") report "mov to IP doesn't work" severity error; --DebugIP uses regOut, so it won't be updated until next clock cycle actually, but it's correct.
 
    assert( MemAddr = x"0150") report "mov to IP doesn't work" severity error; --DebugIP uses regOut, so it won't be updated until next clock cycle actually, but it's correct.
 
    MemIn <= x"0020"; --mov r0, 0x20
 
    MemIn <= x"0020"; --mov r0, 0x20
 
    wait for 10 ns;
 
    wait for 10 ns;
 
    assert (MemAddr = x"0152" and DebugIP=x"50") report "fetching is wrong after move to IP" severity error; --DebugIP uses regOut, Fetchaddress uses regIn, so this is correct
 
    assert (MemAddr = x"0152" and DebugIP=x"50") report "fetching is wrong after move to IP" severity error; --DebugIP uses regOut, Fetchaddress uses regIn, so this is correct
 
 
 
    MemIn <= x"0160"; --mov r0,0x60 if TR is set
 
    wait for 10 ns; --wait until register write happens
 
    wait for 10 ns; --wait until register write happens
 
    assert(DebugR0 = x"20") report "mov to r0 is wrong after move to IP" severity error;
 
    assert(DebugR0 = x"20") report "mov to r0 is wrong after move to IP" severity error;
 
 
 
    MemIn <= x"1050"; --mov [r0], 0x50 (r0 is 0x20)
 
 
 
    wait for 10 ns;
 
 
 
    assert(DebugR0 = x"20" and DebugTR='0') report "moved to r0 conditional thought TR is 0" severity error;
 
 
 
    wait for 10 ns;
 
 
 
    wait for 10 ns; --wait for memory
 
 
 
    assert(MemAddr = x"0020" and MemWE='1' and MemWW='0' and MemOut=x"0050") report "Write to memory doesn't work" severity error;
 
 
 
    wait for 10 ns;
 
 
 
    --wait for 10 ns; --have to wait an extra cycle for memory
 
 
 
 
 
    -- summary of testbench
 
    -- summary of testbench
 
    assert false
 
    assert false
 
    report "Testbench of core completed successfully!"
 
    report "Testbench of core completed successfully!"
 
    severity note;
 
    severity note;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.