OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [testbench/] [memory_tb.vhd] - Diff between revs 4 and 7

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 4 Rev 7
Line 108... Line 108... 
    Write <= '0';
 
    Write <= '0';
 
    wait for 10 ns;
 
    wait for 10 ns;
 
    assert (DataOut=x"FFC0") report "ignore top bits error case 4" severity error;
 
    assert (DataOut=x"FFC0") report "ignore top bits error case 4" severity error;
 
 
 
 
 
    --case 5
 
    --case 5
 
    Address <= x"FFFF";
 
    --Address <= x"FFFF";
 
    Write <= '0';
 
    --Write <= '0';
 
    wait for 10 ns;
 
    --wait for 10 ns;
 
    assert (DataOut=x"FFC0") report "memory out of range error case 5" severity error;
 
    --assert (DataOut=x"FFC0") report "memory out of range error case 5" severity error;
 
 
 
 
 
    --case 6 (fetch and store practical)
 
    --case 6 (fetch and store practical)
 
    Address <= x"0012";
 
    Address <= x"0012";
 
    wait for 10 ns;
 
    wait for 10 ns;
 
    Address <= x"0000";
 
    Address <= x"0000";

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.