OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [8051/] [oc8051_alu_test.v] - Diff between revs 2 and 76

Show entire file | Details | Blame | View Log

Rev 2 Rev 76
Line 1... Line 1...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// alu for 8051 Core                                            ////
//// alu for 8051 Core                                            ////
////                                                              ////
////                                                              ////
//// This file is part of the 8051 cores project                  ////
//// This file is part of the 8051 cores project                  ////
//// http://www.opencores.org/cores/8051/                         ////
////  http://www.opencores.org/cores/turbo8051/                   ////
////                                                              ////
////                                                              ////
//// Description                                                  ////
//// Description                                                  ////
//// Implementation of aritmetic unit  according to               ////
//// Implementation of aritmetic unit  according to               ////
//// 8051 IP core specification document. Uses divide.v and       ////
//// 8051 IP core specification document. Uses divide.v and       ////
//// multiply.v                                                   ////
//// multiply.v                                                   ////
Line 13... Line 13...
//// To Do:                                                       ////
//// To Do:                                                       ////
////  pc signed add                                               ////
////  pc signed add                                               ////
////                                                              ////
////                                                              ////
//// Author(s):                                                   ////
//// Author(s):                                                   ////
//// - Simon Teran, simont@opencores.org                          ////
//// - Simon Teran, simont@opencores.org                          ////
 
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2001 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2001 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
Line 49... Line 50...
// Revision 1.9  2002/09/30 17:33:59  simont
// Revision 1.9  2002/09/30 17:33:59  simont
// prepared header
// prepared header
//
//
//
//
 
 
// synopsys translate_off
`include "top_defines.v"
`include "oc8051_timescale.v"
 
// synopsys translate_on
 
 
 
`include "oc8051_defines.v"
 
 
 
 
 
 
 
module oc8051_alu (clk, rst, op_code, src1, src2, src3, srcCy, srcAc, bit_in, des1, des2, des1_r, desCy, desAc, desOv);
module oc8051_alu (clk, rst, op_code, src1, src2, src3, srcCy, srcAc, bit_in, des1, des2, des1_r, desCy, desAc, desOv);
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.