OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [8051/] [oc8051_divide.v] - Diff between revs 2 and 76

Show entire file | Details | Blame | View Log

Rev 2 Rev 76
Line 1... Line 1...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// divide for 8051 Core                                         ////
//// divide for 8051 Core                                         ////
////                                                              ////
////                                                              ////
//// This file is part of the 8051 cores project                  ////
//// This file is part of the 8051 cores project                  ////
//// http://www.opencores.org/cores/8051/                         ////
//// http://www.opencores.org/cores/turb08051/                    ////
////                                                              ////
////                                                              ////
//// Description                                                  ////
//// Description                                                  ////
//// Four cycle implementation of division used in alu.v          ////
//// Four cycle implementation of division used in alu.v          ////
////                                                              ////
////                                                              ////
//// To Do:                                                       ////
//// To Do:                                                       ////
////  check if compiler does proper optimizations of the code     ////
////  check if compiler does proper optimizations of the code     ////
////                                                              ////
////                                                              ////
//// Author(s):                                                   ////
//// Author(s):                                                   ////
//// - Simon Teran, simont@opencores.org                          ////
//// - Simon Teran, simont@opencores.org                          ////
//// - Marko Mlinar, markom@opencores.org                         ////
//// - Marko Mlinar, markom@opencores.org                         ////
 
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2001 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2001 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
Line 48... Line 49...
// Revision 1.8  2002/09/30 17:15:31  simont
// Revision 1.8  2002/09/30 17:15:31  simont
// prepared header
// prepared header
//
//
//
//
 
 
// synopsys translate_off
 
`include "oc8051_timescale.v"
 
// synopsys translate_on
 
 
 
module oc8051_divide (clk, rst, enable, src1, src2, des1, des2, desOv);
module oc8051_divide (clk, rst, enable, src1, src2, des1, des2, desOv);
//
//
// this module is part of alu
// this module is part of alu
// clk          (in)
// clk          (in)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.