Line 1... |
Line 1... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// 8051 cores interrupt control module ////
|
//// 8051 cores interrupt control module ////
|
//// ////
|
//// ////
|
//// This file is part of the 8051 cores project ////
|
//// This file is part of the 8051 cores project ////
|
//// http://www.opencores.org/cores/8051/ ////
|
//// http://www.opencores.org/cores/turb08051/ ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// contains sfr's: tcon, ip, ie; ////
|
//// contains sfr's: tcon, ip, ie; ////
|
//// interrupt handling ////
|
//// interrupt handling ////
|
//// ////
|
//// ////
|
Line 13... |
Line 13... |
//// Nothing ////
|
//// Nothing ////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Simon Teran, simont@opencores.org ////
|
//// - Simon Teran, simont@opencores.org ////
|
//// - Jaka Simsic, jakas@opencores.org ////
|
//// - Jaka Simsic, jakas@opencores.org ////
|
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
Line 62... |
Line 63... |
// prepared header
|
// prepared header
|
//
|
//
|
//
|
//
|
|
|
|
|
`include "oc8051_defines.v"
|
`include "top_defines.v"
|
|
|
//synopsys translate_off
|
|
`include "oc8051_timescale.v"
|
|
//synopsys translate_on
|
|
|
|
|
|
|
|
module oc8051_int (clk, rst,
|
module oc8051_int (clk, rst,
|
wr_addr,
|
wr_addr,
|