OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [8051/] [oc8051_sfr.v] - Diff between revs 2 and 76

Show entire file | Details | Blame | View Log

Rev 2 Rev 76
Line 1... Line 1...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
////  8051 cores sfr top level module                             ////
////  8051 cores sfr top level module                             ////
////                                                              ////
////                                                              ////
////  This file is part of the 8051 cores project                 ////
////  This file is part of the 8051 cores project                 ////
////  http://www.opencores.org/cores/8051/                        ////
////  http://www.opencores.org/cores/turbo8051/                   ////
////                                                              ////
////                                                              ////
////  Description                                                 ////
////  Description                                                 ////
////   special function registers for oc8051                      ////
////   special function registers for oc8051                      ////
////                                                              ////
////                                                              ////
////  To Do:                                                      ////
////  To Do:                                                      ////
////    nothing                                                   ////
////    nothing                                                   ////
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////  Author(s):                                                  ////
////      - Simon Teran, simont@opencores.org                     ////
////      - Simon Teran, simont@opencores.org                     ////
 
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
Line 86... Line 87...
// Revision 1.1  2002/11/05 17:22:27  simont
// Revision 1.1  2002/11/05 17:22:27  simont
// initial import
// initial import
//
//
//
//
 
 
// synopsys translate_off
 
`include "oc8051_timescale.v"
 
// synopsys translate_on
 
 
 
`include "oc8051_defines.v"
`include "top_defines.v"
 
 
 
 
module oc8051_sfr (rst, clk,
module oc8051_sfr (rst, clk,
       adr0, adr1, dat0,
       adr0, adr1, dat0,
       dat1, dat2, bit_in,
       dat1, dat2, bit_in,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.