URL
https://opencores.org/ocsvn/turbo8051/turbo8051/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 57 |
| Line 81... |
Line 81... |
assign clkout = app_clk;
|
assign clkout = app_clk;
|
wire pllout;
|
wire pllout;
|
/***********************************************
|
/***********************************************
|
Alternal PLL pr-programmed for xtal: 25Mhz , clkout 250Mhz
|
Alternal PLL pr-programmed for xtal: 25Mhz , clkout 250Mhz
|
*********************************************************/
|
*********************************************************/
|
|
/*******************
|
|
altera_stargate_pll u_pll (
|
|
. areset (!reset_n ),
|
|
. inclk0 (xtal_clk),
|
|
. c0 (pllout),
|
|
. locked ()
|
|
);
|
|
*************************/
|
|
|
altera_stargate_pll u_pll (
|
assign pllout = xtal_clk;
|
. areset (!reset_n ),
|
|
. inclk0 (xtal_clk),
|
|
. c0 (pllout),
|
|
. locked ()
|
|
);
|
|
|
|
|
|
|
|
//---------------------------------------------
|
//---------------------------------------------
|
//
|
//
|
// 100us use 25.000 Mhz clock, counter = 2500(0x9C4)
|
// 100us use 25.000 Mhz clock, counter = 2500(0x9C4)
|
|
|
| Line 196... |
Line 197... |
|
|
//----------------------------------
|
//----------------------------------
|
// Generate Application clock 125Mhz
|
// Generate Application clock 125Mhz
|
//----------------------------------
|
//----------------------------------
|
|
|
clk_ctl #(2) u_appclk (
|
clk_ctl #(1) u_appclk (
|
// Outputs
|
// Outputs
|
.clk_o (app_clk),
|
.clk_o (app_clk),
|
// Inputs
|
// Inputs
|
.mclk (pllout),
|
.mclk (pllout),
|
.reset_n (gen_resetn),
|
.reset_n (gen_resetn),
|
| Line 208... |
Line 209... |
);
|
);
|
|
|
|
|
//----------------------------------
|
//----------------------------------
|
// Generate Uart Ref Clock clock 50Mhz
|
// Generate Uart Ref Clock clock 50Mhz
|
|
// 200Mhz/(2+0) = 50Mhz
|
// 250Mhz/(2+3) = 50Mhz
|
// 250Mhz/(2+3) = 50Mhz
|
//----------------------------------
|
//----------------------------------
|
|
|
clk_ctl #(3) u_uart_clk (
|
clk_ctl #(2) u_uart_clk (
|
// Outputs
|
// Outputs
|
.clk_o (uart_ref_clk),
|
.clk_o (uart_ref_clk),
|
|
|
// Inputs
|
// Inputs
|
.mclk (pllout ),
|
.mclk (pllout ),
|
.reset_n (gen_resetn ),
|
.reset_n (gen_resetn ),
|
.clk_div_ratio (3'b011 )
|
.clk_div_ratio (3'b000 )
|
);
|
);
|
|
|
|
|
|
|
endmodule
|
endmodule
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.