OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [gmac/] [mac/] [g_rx_fsm.v] - Diff between revs 70 and 76

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 70 Rev 76
Line 12... Line 12...
////    nothing                                                   ////
////    nothing                                                   ////
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////  Author(s):                                                  ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
 
////  Revision : Mar 2, 2011                                      //// 
 
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// This source file may be used and distributed without         ////
Line 50... Line 52...
 CRC and Address Filtering block. It also generates the necessary
 CRC and Address Filtering block. It also generates the necessary
 signals to generate status for every frame.
 signals to generate status for every frame.
 
 
 ***************************************************************/
 ***************************************************************/
/************** MODULE DECLARATION ****************************/
/************** MODULE DECLARATION ****************************/
//`timescale 1ns/100ps
 
module g_rx_fsm(
module g_rx_fsm(
                // Status information to Applications
                // Status information to Applications
                rx_sts_vld,
                rx_sts_vld,
                rx_sts_bytes_rcvd,
                rx_sts_bytes_rcvd,
                rx_sts_large_pkt,
                rx_sts_large_pkt,
Line 1104... Line 1105...
            end // if (rx_ch_en)
            end // if (rx_ch_en)
        end // else: !if(!reset_n)
        end // else: !if(!reset_n)
    end // always @ (posedge phy_rx_clk...
    end // always @ (posedge phy_rx_clk...
 
 
endmodule
endmodule
 No newline at end of file
 No newline at end of file
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.