URL
https://opencores.org/ocsvn/turbo8051/turbo8051/trunk
[/] [turbo8051/] [trunk/] [rtl/] [lib/] [wb_crossbar.v] - Diff between revs 11 and 32
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 11 |
Rev 32 |
| Line 152... |
Line 152... |
// where valid data is expected on the [DAT_I(63..0)] signal
|
// where valid data is expected on the [DAT_I(63..0)] signal
|
// array during READ cycles, and where it is placed on the
|
// array during READ cycles, and where it is placed on the
|
// [DAT_O(63..0)] signal array during WRITE cycles.
|
// [DAT_O(63..0)] signal array during WRITE cycles.
|
// Also see the [DAT_I(63..0)], [DAT_O(63..0)] and [STB_O]
|
// Also see the [DAT_I(63..0)], [DAT_O(63..0)] and [STB_O]
|
// signal descriptions.
|
// signal descriptions.
|
input [(WB_SLAVE * BE_WD)-1:0] wbd_be_slave; // Byte Enable
|
output [(WB_SLAVE * BE_WD)-1:0] wbd_be_slave; // Byte Enable
|
// SEL_O(7..0) The select output array [SEL_O(7..0)] indicates
|
// SEL_O(7..0) The select output array [SEL_O(7..0)] indicates
|
// where valid data is expected on the [DAT_I(63..0)] signal
|
// where valid data is expected on the [DAT_I(63..0)] signal
|
// array during READ cycles, and where it is placed on the
|
// array during READ cycles, and where it is placed on the
|
// [DAT_O(63..0)] signal array during WRITE cycles.
|
// [DAT_O(63..0)] signal array during WRITE cycles.
|
// Also see the [DAT_I(63..0)], [DAT_O(63..0)] and [STB_O]
|
// Also see the [DAT_I(63..0)], [DAT_O(63..0)] and [STB_O]
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.