OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [defs/] [tb_defines.v] - Diff between revs 15 and 50

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 50
Line 19... Line 19...
 
 
`define TB_AGENTS_GMAC  `TB_TOP.u_tb_eth
`define TB_AGENTS_GMAC  `TB_TOP.u_tb_eth
`define TB_AGENTS_UART  `TB_TOP.tb_uart
`define TB_AGENTS_UART  `TB_TOP.tb_uart
 
 
 
 
 No newline at end of file
 No newline at end of file
 
//--------------------------------------------------------------
 
// Target ID Mapping
 
// 4'b0100 -- MAC core
 
// 4'b0011 -- UART
 
// 4'b0010 -- SPI core
 
// 4'b0001 -- External RAM
 
// 4'b0000 -- External ROM
 
//--------------------------------------------------------------
 
`define ADDR_SPACE_MAC  4'b0100
 
`define ADDR_SPACE_UART 4'b0011
 
`define ADDR_SPACE_SPI  4'b0010
 
`define ADDR_SPACE_RAM  4'b0001
 
`define ADDR_SPACE_ROM  4'b0000
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.