OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [log/] [spi_test_1.log] - Diff between revs 62 and 71

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 62 Rev 71
Line 61... Line 61...
# Loading work.oc8051_divide
# Loading work.oc8051_divide
# Loading work.oc8051_ram_top
# Loading work.oc8051_ram_top
# Loading work.oc8051_ram_256x8_two_bist
# Loading work.oc8051_ram_256x8_two_bist
# Loading work.oc8051_alu_src_sel
# Loading work.oc8051_alu_src_sel
# Loading work.oc8051_comp
# Loading work.oc8051_comp
# Loading work.oc8051_rom
 
# Loading work.oc8051_cy_select
# Loading work.oc8051_cy_select
# Loading work.oc8051_indi_addr
# Loading work.oc8051_indi_addr
# Loading work.oc8051_memory_interface
# Loading work.oc8051_memory_interface
# Loading work.oc8051_sfr
# Loading work.oc8051_sfr
# Loading work.oc8051_acc
# Loading work.oc8051_acc
Line 88... Line 87...
# Loading work.acdc_check
# Loading work.acdc_check
# Loading work.internal_logic
# Loading work.internal_logic
# Loading work.AT45DB321
# Loading work.AT45DB321
# Loading work.tb_glbl
# Loading work.tb_glbl
# Loading work.bit_register
# Loading work.bit_register
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
 
#           File in use by:   Hostname:   ProcessID: 14
 
#           Attempting to use alternate WLF file "./wlftdf5ms9".
 
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
 
#           Using alternate file: ./wlftdf5ms9
 
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(211): [TFMPC] - Too few port connections. Expected 14, found 12.
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(211): [TFMPC] - Too few port connections. Expected 14, found 12.
#         Region: /tb_top/u_core/u_uart_core/u_rxfifo
#         Region: /tb_top/u_core/u_uart_core/u_rxfifo
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'afull'.
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'afull'.
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'aempty'.
# ** Warning: (vsim-3722) ../../rtl/uart/uart_core.v(211): [TFMPC] - Missing connection for port 'aempty'.
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(227): [TFMPC] - Too few port connections. Expected 14, found 12.
# ** Warning: (vsim-3017) ../../rtl/uart/uart_core.v(227): [TFMPC] - Too few port connections. Expected 14, found 12.
Line 122... Line 116...
############################################
############################################
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = 06000000
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = 06000000
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020240
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020240
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = d8000000
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = d8000000
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0201
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0201
#              6815000 : tb_top.spi_sector_errase : Sending Sector Errase for Address : 000000
#              6775000 : tb_top.spi_sector_errase : Sending Sector Errase for Address : 000000
# NOTE : Sector erase cycle has begun
# NOTE : Sector erase cycle has begun
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
# Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
# NOTE : Only a Read Status Register instruction will be valid
# NOTE : Only a Read Status Register instruction will be valid
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
# Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Line 485... Line 479...
# =========
# =========
# Test Status: TEST PASSED
# Test Status: TEST PASSED
# =========
# =========
#
#
# ** Note: $finish    : ../../verif/lib/tb_glbl.v(64)
# ** Note: $finish    : ../../verif/lib/tb_glbl.v(64)
#    Time: 2968996 ns  Iteration: 0  Instance: /tb_top
#    Time: 2968956 ns  Iteration: 0  Instance: /tb_top
#    Time: 2968956 ns  Iteration: 0  Instance: /tb_top
#    Time: 2968956 ns  Iteration: 0  Instance: /tb_top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.