OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [compile.modelsim] - Diff between revs 74 and 76

Show entire file | Details | Blame | View Log

Rev 74 Rev 76
Line 13... Line 13...
+incdir+../agents/spi/st_m25p20a \
+incdir+../agents/spi/st_m25p20a \
+incdir+../agents/ethernet \
+incdir+../agents/ethernet \
+incdir+../lib \
+incdir+../lib \
+incdir+../testcase \
+incdir+../testcase \
+incdir+../tb \
+incdir+../tb \
-v ../../rtl/lib/registers.v \
time_scale.v \
-v ../../rtl/lib/stat_counter.v \
 
-v ../../rtl/lib/toggle_sync.v \
 
-v ../../rtl/lib/double_sync_low.v \
 
-v ../../rtl/lib/async_fifo.v  \
 
./time_scale.v \
 
../tb/tb_top.v \
../tb/tb_top.v \
../../verif/agents/ethernet/tb_eth_top.v \
../../verif/agents/ethernet/tb_eth_top.v \
../../verif/agents/ethernet/tb_mii.v \
../../verif/agents/ethernet/tb_mii.v \
../../verif/agents/ethernet/tb_rmii.v \
../../verif/agents/ethernet/tb_rmii.v \
../../verif/agents/uart/uart_agent.v \
../../verif/agents/uart/uart_agent.v \
Line 31... Line 26...
../../verif/agents/spi/st_m25p20a/internal_logic.v \
../../verif/agents/spi/st_m25p20a/internal_logic.v \
../../verif/agents/spi/st_m25p20a/memory_access.v \
../../verif/agents/spi/st_m25p20a/memory_access.v \
../../verif/agents/spi/st_m25p20a/M25P20.v \
../../verif/agents/spi/st_m25p20a/M25P20.v \
../../verif/model/oc8051_xram.v \
../../verif/model/oc8051_xram.v \
../../verif/model/oc8051_xrom.v \
../../verif/model/oc8051_xrom.v \
../../rtl/core/core.v \
../../rtl/core/digital_core.v \
../../rtl/gmac/top/g_mac_top.v \
../../rtl/gmac/top/g_mac_top.v \
../../rtl/gmac/mac/dble_reg.v \
../../rtl/gmac/mac/dble_reg.v \
../../rtl/gmac/mac/g_tx_fsm.v \
../../rtl/gmac/mac/g_tx_fsm.v \
../../rtl/gmac/mac/g_deferral.v \
../../rtl/gmac/mac/g_deferral.v \
../../rtl/gmac/mac/g_tx_top.v \
../../rtl/gmac/mac/g_tx_top.v \
Line 48... Line 43...
../../rtl/gmac/mac/g_mii_intf.v \
../../rtl/gmac/mac/g_mii_intf.v \
../../rtl/gmac/mac/g_mac_core.v \
../../rtl/gmac/mac/g_mac_core.v \
../../rtl/gmac/ctrl/eth_parser.v \
../../rtl/gmac/ctrl/eth_parser.v \
../../rtl/gmac/crc32/g_rx_crc32.v \
../../rtl/gmac/crc32/g_rx_crc32.v \
../../rtl/gmac/crc32/g_tx_crc32.v \
../../rtl/gmac/crc32/g_tx_crc32.v \
../../rtl/lib/async_fifo.v \
 
../../rtl/lib/g_dpath_ctrl.v  \
../../rtl/lib/g_dpath_ctrl.v  \
../../rtl/spi/spi_core.v  \
../../rtl/spi/spi_core.v  \
../../rtl/spi/spi_ctl.v  \
../../rtl/spi/spi_ctl.v  \
../../rtl/spi/spi_if.v \
../../rtl/spi/spi_if.v \
../../rtl/spi/spi_cfg.v \
../../rtl/spi/spi_cfg.v \
Line 86... Line 80...
../../rtl/8051/oc8051_uart.v \
../../rtl/8051/oc8051_uart.v \
../../rtl/8051/oc8051_int.v \
../../rtl/8051/oc8051_int.v \
../../rtl/8051/oc8051_tc.v \
../../rtl/8051/oc8051_tc.v \
../../rtl/8051/oc8051_tc2.v \
../../rtl/8051/oc8051_tc2.v \
../../rtl/8051/oc8051_sfr.v \
../../rtl/8051/oc8051_sfr.v \
../../rtl/8051/oc8051_ram_256x8_two_bist.v
../../rtl/8051/oc8051_ram_256x8_two_bist.v \
 
-v ../../rtl/lib/registers.v \
 
-v ../../rtl/lib/stat_counter.v \
 
-v ../../rtl/lib/toggle_sync.v \
 
-v ../../rtl/lib/double_sync_low.v \
 
-v ../../rtl/lib/async_fifo.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.