OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [filelist_tb.f] - Diff between revs 57 and 76

Show entire file | Details | Blame | View Log

Rev 57 Rev 76
Line 1... Line 1...
$TURBO8051_PROJ/verif/tb/tb_top.v
+incdir+../defs \
########################
+incdir+../../rtl/defs \
# Ethernet Related TB
+incdir+../../rtl/8051 \
########################
+incdir+../agents/spi \
+incdir+$TURBO8051_PROJ/verif/agents/ethernet
+incdir+../agents/spi/st_m25p20a \
$TURBO8051_PROJ/verif/agents/ethernet/tb_eth_top.v
+incdir+../agents/ethernet \
$TURBO8051_PROJ/verif/agents/ethernet/tb_mii.v
+incdir+../lib \
$TURBO8051_PROJ/verif/agents/ethernet/tb_rmii.v
+incdir+../testcase \
 
+incdir+../tb \
##########################
-v ../../rtl/lib/registers.v \
# Uart Related TB
-v ../../rtl/lib/stat_counter.v \
##########################
-v ../../rtl/lib/toggle_sync.v \
$TURBO8051_PROJ/verif/agents/uart/uart_agent.v
-v ../../rtl/lib/double_sync_low.v \
 
-v ../../rtl/lib/async_fifo.v  \
##########################
./time_scale.v \
# SPI Related TB
../tb/tb_top.v \
##########################
../../verif/agents/ethernet/tb_eth_top.v \
+incdir+$TURBO8051_PROJ/verif/agents/spi
../../verif/agents/ethernet/tb_mii.v \
+incdir+$TURBO8051_PROJ/verif/agents/spi/st_m25p20a
../../verif/agents/ethernet/tb_rmii.v \
$TURBO8051_PROJ/verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v
../../verif/agents/uart/uart_agent.v \
$TURBO8051_PROJ/verif/agents/spi/st_m25p20a/acdc_check.v
../../verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v \
$TURBO8051_PROJ/verif/agents/spi/st_m25p20a/internal_logic.v
../../verif/agents/spi/st_m25p20a/acdc_check.v \
$TURBO8051_PROJ/verif/agents/spi/st_m25p20a/memory_access.v
../../verif/agents/spi/st_m25p20a/internal_logic.v \
$TURBO8051_PROJ/verif/agents/spi/st_m25p20a/M25P20.v
../../verif/agents/spi/st_m25p20a/memory_access.v \
 
../../verif/agents/spi/st_m25p20a/M25P20.v \
##########################
../../verif/model/oc8051_xram.v \
# RAM/ROM Models
../../verif/model/oc8051_xrom.v
##########################
 
$TURBO8051_PROJ/verif/model/oc8051_xram.v
 
$TURBO8051_PROJ/verif/model/oc8051_xrom.v
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.