OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [run/] [run_vcs] - Diff between revs 15 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15 Rev 16
Line 85... Line 85...
        echo "###########################################"
        echo "###########################################"
foreach risc_ext_test ($risc_ext_tests)
foreach risc_ext_test ($risc_ext_tests)
        @ i += 1;
        @ i += 1;
        #echo ""
        #echo ""
 
 
        \cp ../test/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
        \cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
        simv +DUMP +define+EXTERNAL_ROM  > ../log/run.log
        simv +DUMP +define+EXTERNAL_ROM  > ../log/run.log
        if ($status != 0) then
        if ($status != 0) then
          cat ../log/run.log
          cat ../log/run.log
          exit
          exit
        else if (`tail -100 ../log/run.log | grep Passed` == "") then
        else if (`tail -100 ../log/run.log | grep Passed` == "") then
Line 116... Line 116...
        echo "###########################################"
        echo "###########################################"
foreach risc_int_test ($risc_int_tests)
foreach risc_int_test ($risc_int_tests)
        @ i += 1;
        @ i += 1;
        #echo ""
        #echo ""
 
 
        \cp ../test/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
        \cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
        simv +DUMP +define+INTERNAL_ROM  > ../log/run.log
        simv +DUMP +define+INTERNAL_ROM  > ../log/run.log
        if ($status != 0) then
        if ($status != 0) then
          cat ../log/run.log
          cat ../log/run.log
          exit
          exit
        else if (`tail -100 ../log/run.log | grep Passed` == "") then
        else if (`tail -100 ../log/run.log | grep Passed` == "") then

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.