URL
https://opencores.org/ocsvn/turbo8051/turbo8051/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 16 |
Rev 30 |
Line 86... |
Line 86... |
foreach risc_ext_test ($risc_ext_tests)
|
foreach risc_ext_test ($risc_ext_tests)
|
@ i += 1;
|
@ i += 1;
|
#echo ""
|
#echo ""
|
|
|
\cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
|
\cp ../testcase/dat/${risc_ext_test}.dat ./dat/oc8051_xrom.in
|
simv +DUMP +define+EXTERNAL_ROM > ../log/run.log
|
simv +DUMP +EXTERNAL_ROM > ../log/run.log
|
if ($status != 0) then
|
if ($status != 0) then
|
cat ../log/run.log
|
cat ../log/run.log
|
exit
|
exit
|
else if (`tail -100 ../log/run.log | grep Passed` == "") then
|
else if (`tail -100 ../log/run.log | grep Passed` == "") then
|
echo "### test ${i}: ${risc_ext_test} --> FAILED"
|
echo "### test ${i}: ${risc_ext_test} --> FAILED"
|
Line 117... |
Line 117... |
foreach risc_int_test ($risc_int_tests)
|
foreach risc_int_test ($risc_int_tests)
|
@ i += 1;
|
@ i += 1;
|
#echo ""
|
#echo ""
|
|
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
\cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in
|
simv +DUMP +define+INTERNAL_ROM > ../log/run.log
|
simv +DUMP +INTERNAL_ROM > ../log/run.log
|
if ($status != 0) then
|
if ($status != 0) then
|
cat ../log/run.log
|
cat ../log/run.log
|
exit
|
exit
|
else if (`tail -100 ../log/run.log | grep Passed` == "") then
|
else if (`tail -100 ../log/run.log | grep Passed` == "") then
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
echo "### test ${i}: ${risc_int_test} --> FAILED"
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.