OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [verif/] [tb/] [tb_top.v] - Diff between revs 28 and 33

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 28 Rev 33
Line 170... Line 170...
wire          wb_xram_stb        ; // data-ram strobe
wire          wb_xram_stb        ; // data-ram strobe
wire          wb_xram_cyc        ; // data-ram cycle
wire          wb_xram_cyc        ; // data-ram cycle
 
 
//----------------------------------------
//----------------------------------------
 
 
core  u_core (
turbo8051  u_core (
 
 
             . reset_n             (reset_n            ),
             . reset_n             (reset_n            ),
             . fastsim_mode        (1'b1               ),
             . fastsim_mode        (1'b1               ),
             . mastermode          (master_mode        ),
             . mastermode          (master_mode        ),
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.