URL
https://opencores.org/ocsvn/tv80/tv80/trunk
[/] [tv80/] [branches/] [hpa1/] [env/] [tb_top.v] - Diff between revs 7 and 10
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 7 |
Rev 10 |
| Line 1... |
Line 1... |
|
`define TV80_CORE_PATH tb_top.tv80s_inst.i_tv80_core
|
|
`define TV80_INSTRUCTION_TRACE 1
|
|
|
module tb_top;
|
module tb_top;
|
|
|
reg clk;
|
reg clk;
|
reg reset_n;
|
reg reset_n;
|
reg wait_n;
|
reg wait_n;
|
| Line 98... |
Line 101... |
$readmemh (`RAM_FILE, tb_top.ram.mem);
|
$readmemh (`RAM_FILE, tb_top.ram.mem);
|
repeat (20) @(negedge clk);
|
repeat (20) @(negedge clk);
|
reset_n = 1;
|
reset_n = 1;
|
end
|
end
|
|
|
|
`ifdef TV80_INSTRUCTION_TRACE
|
|
reg [7:0] state;
|
|
initial
|
|
state = 0;
|
|
|
|
always @(posedge clk)
|
|
begin : inst_decode
|
|
if ((`TV80_CORE_PATH.mcycle[2:0] == 1) &&
|
|
(`TV80_CORE_PATH.tstate[2:0] == 3))
|
|
begin
|
|
op_decode.decode (`TV80_CORE_PATH.IR[7:0], state);
|
|
end
|
|
else if (`TV80_CORE_PATH.mcycle[2:0] != 1)
|
|
state = 0;
|
|
end
|
|
`endif
|
|
|
`include "env_tasks.v"
|
`include "env_tasks.v"
|
|
|
endmodule // tb_top
|
endmodule // tb_top
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.