URL
https://opencores.org/ocsvn/tv80/tv80/trunk
[/] [tv80/] [trunk/] [env/] [tb_top.v] - Diff between revs 56 and 66
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 56 |
Rev 66 |
| Line 101... |
Line 101... |
wire nwintf_sel = !iorq_n & (A[7:3] == 5'b00001);
|
wire nwintf_sel = !iorq_n & (A[7:3] == 5'b00001);
|
wire [7:0] rx_data, tx_data;
|
wire [7:0] rx_data, tx_data;
|
wire rx_clk, rx_dv, rx_er;
|
wire rx_clk, rx_dv, rx_er;
|
wire tx_dv, tx_er;
|
wire tx_dv, tx_er;
|
wire [7:0] nw_data_out;
|
wire [7:0] nw_data_out;
|
|
wire nwintf_oe;
|
|
|
// loopback config
|
// loopback config
|
assign rx_data = tx_data;
|
assign rx_data = tx_data;
|
assign rx_dv = tx_dv;
|
assign rx_dv = tx_dv;
|
assign rx_er = tx_er;
|
assign rx_er = tx_er;
|
assign rx_clk = tx_clk;
|
assign rx_clk = tx_clk;
|
|
|
assign di = (nwintf_sel & !rd_n) ? nw_data_out : 8'bz;
|
assign di = (nwintf_oe) ? nw_data_out : 8'bz;
|
|
|
|
`ifdef OLD_INTERFACE
|
simple_gmii nwintf
|
simple_gmii nwintf
|
(
|
(
|
// Outputs
|
// Outputs
|
.tx_dv (tx_dv),
|
.tx_dv (tx_dv),
|
.tx_er (tx_er),
|
.tx_er (tx_er),
|
| Line 130... |
Line 132... |
.io_select (nwintf_sel),
|
.io_select (nwintf_sel),
|
.rd_n (rd_n),
|
.rd_n (rd_n),
|
.wr_n (wr_n),
|
.wr_n (wr_n),
|
.io_addr (A[2:0]),
|
.io_addr (A[2:0]),
|
.io_data_in (do));
|
.io_data_in (do));
|
|
`else // !`ifdef OLD_INTERFACE
|
|
simple_gmii_top nwintf
|
|
(
|
|
// unused outputs
|
|
.int_n (),
|
|
// Outputs
|
|
.tx_dv (tx_dv),
|
|
.tx_er (tx_er),
|
|
.tx_data (tx_data),
|
|
.tx_clk (tx_clk),
|
|
.rd_data (nw_data_out),
|
|
.doe (nwintf_oe),
|
|
// Inputs
|
|
.clk (clk),
|
|
.reset (!reset_n),
|
|
.rx_data (rx_data),
|
|
.rx_clk (rx_clk),
|
|
.rx_dv (rx_dv),
|
|
.rx_er (rx_er),
|
|
//.io_select (nwintf_sel),
|
|
.iorq_n (iorq_n),
|
|
.rd_n (rd_n),
|
|
.wr_n (wr_n),
|
|
.addr (A[15:0]),
|
|
.wr_data (do));
|
|
`endif // !`ifdef OLD_INTERFACE
|
|
|
initial
|
initial
|
begin
|
begin
|
clear_ram;
|
clear_ram;
|
reset_n = 0;
|
reset_n = 0;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.