OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] [rtl/] [verilog/] [uart_receiver.v] - Diff between revs 57 and 61

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 57 Rev 61
Line 61... Line 61...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.21  2001/12/13 10:31:16  mohor
 
// timeout irq must be set regardless of the rda irq (rda irq does not reset the
 
// timeout counter).
 
//
// Revision 1.20  2001/12/10 19:52:05  gorban
// Revision 1.20  2001/12/10 19:52:05  gorban
// Igor fixed break condition bugs
// Igor fixed break condition bugs
//
//
// Revision 1.19  2001/12/06 14:51:04  gorban
// Revision 1.19  2001/12/06 14:51:04  gorban
// Bug in LSR[0] is fixed.
// Bug in LSR[0] is fixed.
Line 186... Line 190...
// RX FIFO signals
// RX FIFO signals
reg     [`UART_FIFO_REC_WIDTH-1:0]       rf_data_in;
reg     [`UART_FIFO_REC_WIDTH-1:0]       rf_data_in;
wire    [`UART_FIFO_REC_WIDTH-1:0]       rf_data_out;
wire    [`UART_FIFO_REC_WIDTH-1:0]       rf_data_out;
reg                             rf_push;
reg                             rf_push;
wire                            rf_pop;
wire                            rf_pop;
wire                            rf_underrun;
 
wire                            rf_overrun;
wire                            rf_overrun;
wire    [`UART_FIFO_COUNTER_W-1:0]       rf_count;
wire    [`UART_FIFO_COUNTER_W-1:0]       rf_count;
wire                            rf_error_bit; // an error (parity or framing) is inside the fifo
wire                            rf_error_bit; // an error (parity or framing) is inside the fifo
wire                            break_error = (counter_b == 0);
wire                            break_error = (counter_b == 0);
 
 
Line 200... Line 203...
        .wb_rst_i(      wb_rst_i        ),
        .wb_rst_i(      wb_rst_i        ),
        .data_in(       rf_data_in      ),
        .data_in(       rf_data_in      ),
        .data_out(      rf_data_out     ),
        .data_out(      rf_data_out     ),
        .push(          rf_push         ),
        .push(          rf_push         ),
        .pop(           rf_pop          ),
        .pop(           rf_pop          ),
        .underrun(      rf_underrun     ),
 
        .overrun(       rf_overrun      ),
        .overrun(       rf_overrun      ),
        .count(         rf_count        ),
        .count(         rf_count        ),
        .error_bit(     rf_error_bit    ),
        .error_bit(     rf_error_bit    ),
        .fifo_reset(    rx_reset        ),
        .fifo_reset(    rx_reset        ),
        .reset_status(lsr_mask)
        .reset_status(lsr_mask)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.