URL
https://opencores.org/ocsvn/uart16550/uart16550/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 79 |
Rev 84 |
| Line 60... |
Line 60... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.38 2002/07/22 23:02:23 gorban
|
|
// Bug Fixes:
|
|
// * Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
|
|
// Problem reported by Kenny.Tung.
|
|
// * Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.
|
|
//
|
|
// Improvements:
|
|
// * Made FIFO's as general inferrable memory where possible.
|
|
// So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
|
|
// This saves about 1/3 of the Slice count and reduces P&R and synthesis times.
|
|
//
|
|
// * Added optional baudrate output (baud_o).
|
|
// This is identical to BAUDOUT* signal on 16550 chip.
|
|
// It outputs 16xbit_clock_rate - the divided clock.
|
|
// It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
|
|
//
|
// Revision 1.37 2001/12/27 13:24:09 mohor
|
// Revision 1.37 2001/12/27 13:24:09 mohor
|
// lsr[7] was not showing overrun errors.
|
// lsr[7] was not showing overrun errors.
|
//
|
//
|
// Revision 1.36 2001/12/20 13:25:46 mohor
|
// Revision 1.36 2001/12/20 13:25:46 mohor
|
// rx push changed to be only one cycle wide.
|
// rx push changed to be only one cycle wide.
|
| Line 196... |
Line 212... |
|
|
// synopsys translate_off
|
// synopsys translate_off
|
`include "timescale.v"
|
`include "timescale.v"
|
// synopsys translate_on
|
// synopsys translate_on
|
|
|
//`include "uart_defines.v"
|
`include "uart_defines.v"
|
|
|
`define UART_DL1 7:0
|
`define UART_DL1 7:0
|
`define UART_DL2 15:8
|
`define UART_DL2 15:8
|
|
|
module uart_regs (clk,
|
module uart_regs (clk,
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.