| Line 58... |
Line 58... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1 2002/07/22 23:02:23 gorban
|
|
// Bug Fixes:
|
|
// * Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
|
|
// Problem reported by Kenny.Tung.
|
|
// * Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.
|
|
//
|
|
// Improvements:
|
|
// * Made FIFO's as general inferrable memory where possible.
|
|
// So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
|
|
// This saves about 1/3 of the Slice count and reduces P&R and synthesis times.
|
|
//
|
|
// * Added optional baudrate output (baud_o).
|
|
// This is identical to BAUDOUT* signal on 16550 chip.
|
|
// It outputs 16xbit_clock_rate - the divided clock.
|
|
// It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
|
|
//
|
// Revision 1.16 2001/12/20 13:25:46 mohor
|
// Revision 1.16 2001/12/20 13:25:46 mohor
|
// rx push changed to be only one cycle wide.
|
// rx push changed to be only one cycle wide.
|
//
|
//
|
// Revision 1.15 2001/12/18 09:01:07 mohor
|
// Revision 1.15 2001/12/18 09:01:07 mohor
|
// Bug that was entered in the last update fixed (rx state machine).
|
// Bug that was entered in the last update fixed (rx state machine).
|
| Line 121... |
Line 137... |
|
|
// synopsys translate_off
|
// synopsys translate_off
|
`include "timescale.v"
|
`include "timescale.v"
|
// synopsys translate_on
|
// synopsys translate_on
|
|
|
//`include "uart_defines.v"
|
`include "uart_defines.v"
|
|
|
module uart_rfifo (clk,
|
module uart_rfifo (clk,
|
wb_rst_i, data_in, data_out,
|
wb_rst_i, data_in, data_out,
|
// Control signals
|
// Control signals
|
push, // push strobe, active high
|
push, // push strobe, active high
|
