Line 62... |
Line 62... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.15 2002/07/22 23:02:23 gorban
|
|
// Bug Fixes:
|
|
// * Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
|
|
// Problem reported by Kenny.Tung.
|
|
// * Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.
|
|
//
|
|
// Improvements:
|
|
// * Made FIFO's as general inferrable memory where possible.
|
|
// So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
|
|
// This saves about 1/3 of the Slice count and reduces P&R and synthesis times.
|
|
//
|
|
// * Added optional baudrate output (baud_o).
|
|
// This is identical to BAUDOUT* signal on 16550 chip.
|
|
// It outputs 16xbit_clock_rate - the divided clock.
|
|
// It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
|
|
//
|
// Revision 1.12 2001/12/19 08:03:34 mohor
|
// Revision 1.12 2001/12/19 08:03:34 mohor
|
// Warnings cleared.
|
// Warnings cleared.
|
//
|
//
|
// Revision 1.11 2001/12/06 14:51:04 gorban
|
// Revision 1.11 2001/12/06 14:51:04 gorban
|
// Bug in LSR[0] is fixed.
|
// Bug in LSR[0] is fixed.
|
Line 116... |
Line 132... |
//
|
//
|
|
|
// synopsys translate_off
|
// synopsys translate_off
|
`include "timescale.v"
|
`include "timescale.v"
|
// synopsys translate_on
|
// synopsys translate_on
|
//`include "uart_defines.v"
|
`include "uart_defines.v"
|
|
|
module uart_wb (clk, wb_rst_i,
|
module uart_wb (clk, wb_rst_i,
|
wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_adr_i,
|
wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_adr_i,
|
wb_adr_int, wb_dat_i, wb_dat_o, wb_dat8_i, wb_dat8_o, wb_dat32_o, wb_sel_i,
|
wb_adr_int, wb_dat_i, wb_dat_o, wb_dat8_i, wb_dat8_o, wb_dat32_o, wb_sel_i,
|
we_o, re_o // Write and read enable output for the core
|
we_o, re_o // Write and read enable output for the core
|