OpenCores
URL https://opencores.org/ocsvn/uart2bus/uart2bus/trunk

Subversion Repositories uart2bus

[/] [uart2bus/] [trunk/] [verilog/] [sim/] [icarus/] [block_bin.cfg] - Diff between revs 2 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 4 
?rev1line?
 
?rev2line?
 
 
 
+incdir+../../bench
 
 
 
../../rtl/baud_gen.v
 
 
 
../../rtl/uart_tx.v
 
 
 
../../rtl/uart_rx.v
 
 
 
../../rtl/uart_top.v
 
 
 
../../rtl/uart_parser.v
 
 
 
../../rtl/uart2bus_top.v
 
 
 
../../bench/reg_file_model.v
 
 
 
../../bench/tb_bin_uart2bus_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.