URL
https://opencores.org/ocsvn/uart_block/uart_block/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 20 |
Rev 21 |
Line 6... |
Line 6... |
|
|
|
|
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/baud_generator.vhd" into library work
|
Parsing VHDL file "/home/laraujo/work/uart_block/hdl/iseProject/testUart_control.vhd" into library work
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/divisor.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/pkgDefinitions.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/serial_receiver.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/serial_transmitter.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/uart_communication_blocks.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/uart_control.vhd" into library work
|
|
|
|
|
|
Parsing VHDL file "E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd" into library work
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.