OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [divisor.vhd] - Diff between revs 14 and 15

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 14 Rev 15
Line 56... Line 56...
                                end if;
                                end if;
                        else
                        else
                                done <= '1';
                                done <= '1';
                                quotient <= CONV_STD_LOGIC_VECTOR(Q,32);
                                quotient <= CONV_STD_LOGIC_VECTOR(Q,32);
                                reminder <= CONV_STD_LOGIC_VECTOR(R,32);
                                reminder <= CONV_STD_LOGIC_VECTOR(R,32);
 
 
 
                                -- Used to avoid transparent latch (Good practise)
 
                                D := unsigned(divident);
 
                                N := unsigned(numerator);
                        end if;
                        end if;
                end if;
                end if;
        end process;
        end process;
 
 
end Behavioral;
end Behavioral;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.