OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [fuse.xmsgs] - Diff between revs 12 and 13

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 12 Rev 13
Line 3... Line 3...
     by the Xilinx ISE software.  Any direct editing or
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
     users do not edit the contents of this file. -->
 
 
"/home/laraujo/work/uart_block/hdl/iseProject/uart_communication_blocks.vhd" Line 63: Actual for formal port rst is neither a static name nor a globally static expression
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.