OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [iseconfig/] [iseProject.projectmgr] - Diff between revs 9 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 9 Rev 20
Line 8... Line 8...
      
      
         2
         2
         /serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
         /serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
      
      
      
      
         baud_generator - Behavioral (E:/uart_block/hdl/iseProject/baud_generator.vhd)
         uart_wishbone_slave - Behavioral (E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd)
      
      
      0
      0
      0
      0
      000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000014b000000020000000000000000000000000200000064ffffffff0000008100000003000000020000014b0000000100000003000000000000000100000003
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000245000000020000000000000000000000000200000064ffffffff000000810000000300000002000002450000000100000003000000000000000100000003
      true
      true
      baud_generator - Behavioral (E:/uart_block/hdl/iseProject/baud_generator.vhd)
      uart_wishbone_slave - Behavioral (E:/uart_block/hdl/iseProject/uart_wishbone_slave.vhd)
   
   
   
   
      
      
         1
         1
         Configure Target Device
         Configure Target Device
Line 53... Line 53...
         1
         1
      
      
      
      
      0
      0
      0
      0
      000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000
      000000ff000000000000000100000000000000000100000000000000000000000000000000000000f9000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f90000000100000000
      false
      false
      work
      work
   
   
   
   
      
      
Line 66... Line 66...
         Design Utilities
         Design Utilities
         Implement Design
         Implement Design
         User Constraints
         User Constraints
      
      
      
      
         
         View RTL Schematic
      
      
      0
      0
      0
      0
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
      false
      false
      
      View RTL Schematic
   
   
   
   
      
      
         2
         2
 
         /testBaud_generator - behavior E:|uart_block|hdl|iseProject|testBaud_generator.vhd
 
         /testDivisor - behavior E:|uart_block|hdl|iseProject|testDivisor.vhd
 
         /testSerial_receiver - behavior E:|uart_block|hdl|iseProject|testSerial_receiver.vhd
 
         /testSerial_transmitter - behavior E:|uart_block|hdl|iseProject|testSerial_transmitter.vhd
 
         /testUart_communication_block - behavior E:|uart_block|hdl|iseProject|testUart_communication_block.vhd
 
         /testUart_control - behavior E:|uart_block|hdl|iseProject|testUart_control.vhd
 
         /testUart_wishbone_slave - behavior E:|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd
      
      
      
      
         Unassigned User Library Modules
         testUart_wishbone_slave - behavior (E:/uart_block/hdl/iseProject/testUart_wishbone_slave.vhd)
      
      
      0
      0
      0
      0
      000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000175000000020000000000000000000000000200000064ffffffff000000810000000300000002000001750000000100000003000000000000000100000003
      000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001bd000000020000000000000000000000000200000064ffffffff000000810000000300000002000001bd0000000100000003000000000000000100000003
      true
      true
      Unassigned User Library Modules
      testUart_wishbone_slave - behavior (E:/uart_block/hdl/iseProject/testUart_wishbone_slave.vhd)
   
   
   
   
      
      
         1
         1
         Design Utilities
         Design Utilities
      
      
      
      
         
         
      
      
      0
      0
      0
      0
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
      false
      false
      
      
   
   
   
   
      
      
         1
         1
      
      
      
      
         Simulate Behavioral Model
         Simulate Behavioral Model
      
      
      0
      0
      0
      0
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
      000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
      false
      false
      Simulate Behavioral Model
      Simulate Behavioral Model
   
   
   000000ff00000000000000020000011b0000011b01000000040100000002
   000000ff00000000000000020000011b0000011b01000000040100000002
   Behavioral Simulation
   Implementation
   
   
      
      
         1
         1
      
      
      
      

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.