| Line 5... |
Line 5... |
|
|
|
|
|
|
|
|
2
|
2
|
|
/INTERCON_P2P - Behavioral E:|uart_block|hdl|iseProject|INTERCON_P2P.vhd/uUartWishboneSlave - uart_wishbone_slave - Behavioral
|
/INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd/uUartWishboneSlave - uart_wishbone_slave - Behavioral
|
/INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd/uUartWishboneSlave - uart_wishbone_slave - Behavioral
|
/serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
|
/serial_transmitter - Behavioral E:|uart_block|hdl|iseProject|serial_transmitter.vhd
|
/uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
|
/uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
|
/uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartControl - uart_control - Behavioral
|
/uart_wishbone_slave - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|uart_wishbone_slave.vhd/uUartControl - uart_control - Behavioral
|
|
|
|
|
INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
|
INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
|
|
|
0
|
0
|
0
|
0
|
000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000259000000020000000000000000000000000200000064ffffffff000000810000000300000002000002590000000100000003000000000000000100000003
|
000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001ef000000020000000000000000000000000200000064ffffffff000000810000000300000002000001ef0000000100000003000000000000000100000003
|
true
|
true
|
INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
|
INTERCON_P2P - Behavioral (E:/uart_block/hdl/iseProject/INTERCON_P2P.vhd)
|
|
|
|
|
|
|
| Line 32... |
Line 33... |
|
|
Design Utilities
|
Design Utilities
|
|
|
0
|
0
|
0
|
0
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
|
000000ff00000000000000010000000100000000000000000000000000000000000000000000000163000000010000000100000000000000000000000064ffffffff000000810000000000000001000001630000000100000000
|
false
|
false
|
Design Utilities
|
Design Utilities
|
|
|
|
|
|
|
| Line 45... |
Line 46... |
|
|
pkgDefinitions.vhd
|
pkgDefinitions.vhd
|
|
|
0
|
0
|
0
|
0
|
000000ff000000000000000100000000000000000100000000000000000000000000000000000002f1000000040101000100000000000000000000000064ffffffff000000810000000000000004000000690000000100000000000000240000000100000000000000660000000100000000000001fe0000000100000000
|
000000ff00000000000000010000000000000000010000000000000000000000000000000000000301000000040101000100000000000000000000000064ffffffff0000008100000000000000040000006900000001000000000000002400000001000000000000006600000001000000000000020e0000000100000000
|
false
|
false
|
pkgDefinitions.vhd
|
pkgDefinitions.vhd
|
|
|
|
|
|
|
| Line 65... |
Line 66... |
|
|
|
|
1
|
1
|
Configure Target Device
|
Configure Target Device
|
Design Utilities
|
Design Utilities
|
Implement Design
|
Implement Design/Map
|
|
Implement Design/Place & Route/Back-annotate Pin Locations
|
|
Implement Design/Place & Route/Generate IBIS Model
|
|
Implement Design/Place & Route/Generate Post-Place & Route Static Timing
|
|
Implement Design/Translate
|
User Constraints
|
User Constraints
|
|
|
|
|
|
Analyze Design Using ChipScope
|
|
|
0
|
10
|
0
|
0
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000000f6000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f60000000100000000
|
000000ff00000000000000010000000100000000000000000000000000000000000000000000000153000000010000000100000000000000000000000064ffffffff000000810000000000000001000001530000000100000000
|
false
|
false
|
|
Analyze Design Using ChipScope
|
|
|
|
|
|
|
2
|
2
|
|
/INTERCON_P2P - Behavioral E:|uart_block|hdl|iseProject|INTERCON_P2P.vhd
|
/INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd
|
/INTERCON_P2P - Behavioral |home|laraujo|work|uart_block|hdl|iseProject|INTERCON_P2P.vhd
|
/testBaud_generator - behavior E:|uart_block|hdl|iseProject|testBaud_generator.vhd
|
/testBaud_generator - behavior E:|uart_block|hdl|iseProject|testBaud_generator.vhd
|
/testBaud_generator - behavior |home|laraujo|work|uart_block|hdl|iseProject|testBaud_generator.vhd
|
/testBaud_generator - behavior |home|laraujo|work|uart_block|hdl|iseProject|testBaud_generator.vhd
|
/testDivisor - behavior E:|uart_block|hdl|iseProject|testDivisor.vhd
|
/testDivisor - behavior E:|uart_block|hdl|iseProject|testDivisor.vhd
|
/testDivisor - behavior |home|laraujo|work|uart_block|hdl|iseProject|testDivisor.vhd
|
/testDivisor - behavior |home|laraujo|work|uart_block|hdl|iseProject|testDivisor.vhd
|
| Line 100... |
Line 106... |
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd
|
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd
|
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
|
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartCommunicationBlocks - uart_communication_blocks - Behavioral
|
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartControl - uart_control - Behavioral
|
/testUart_wishbone_slave - behavior |home|laraujo|work|uart_block|hdl|iseProject|testUart_wishbone_slave.vhd/uut - uart_wishbone_slave - Behavioral/uUartControl - uart_control - Behavioral
|
|
|
|
|
Unassigned User Library Modules
|
testUart_communication_block - behavior (E:/uart_block/hdl/iseProject/testUart_communication_block.vhd)
|
|
|
0
|
0
|
0
|
0
|
000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000259000000020000000000000000000000000200000064ffffffff000000810000000300000002000002590000000100000003000000000000000100000003
|
000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001bd000000020000000000000000000000000200000064ffffffff000000810000000300000002000001bd0000000100000003000000000000000100000003
|
true
|
true
|
Unassigned User Library Modules
|
testUart_communication_block - behavior (E:/uart_block/hdl/iseProject/testUart_communication_block.vhd)
|
|
|
|
|
|
|
1
|
1
|
Design Utilities
|
Design Utilities
|
| Line 136... |
Line 142... |
000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
|
false
|
false
|
Simulate Behavioral Model
|
Simulate Behavioral Model
|
|
|
000000ff00000000000000020000011b0000011b01000000040100000002
|
000000ff00000000000000020000011b0000011b01000000040100000002
|
Behavioral Simulation
|
Implementation
|
|
|
|
|
1
|
1
|
|
|
|
|
| Line 155... |
Line 161... |
|
|
|
|
1
|
1
|
|
|
|
|
|
|
|
|
0
|
0
|
0
|
0
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000000f4000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f40000000100000000
|
000000ff00000000000000010000000100000000000000000000000000000000000000000000000163000000010000000100000000000000000000000064ffffffff000000810000000000000001000001630000000100000000
|
false
|
false
|
|
|
|
|
|
|
