URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [isim.log] - Diff between revs 15 and 16

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 15	Rev 16
Line 1...	Line 1...
`ISim log file`	`ISim log file`
`Running: /home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/laraujo/work/uart_block/hdl/iseProject/testSerial_receiver_isim_beh.wdb`	`Running: /home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/laraujo/work/uart_block/hdl/iseProject/testUart_wishbone_slave_isim_beh.wdb`
`ISim O.87xd (signature 0x8ddf5b5d)`	`ISim O.87xd (signature 0x8ddf5b5d)`
`WARNING: A WEBPACK license was found.`	`WARNING: A WEBPACK license was found.`
`WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.`	`WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.`
`WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.`	`WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.`
`This is a Lite version of ISim.`	`This is a Lite version of ISim.`
`Time resolution is 1 ps`	`Time resolution is 1 ps`
`# onerror resume`	`# onerror resume`
`# wave add /`	`# wave add /`
`# run 1000 us`	`# run 1000 ms`
`Simulator is doing circuit initialization process.`	`Simulator is doing circuit initialization process.`
`Finished circuit initialization process.`	`Finished circuit initialization process.`

`** Failure:NONE. End of simulation.`	`** Failure:NONE. End of simulation.`
`User(VHDL) Code Called Simulation Stop`	`User(VHDL) Code Called Simulation Stop`
`In process testSerial_receiver.vhd:stim_proc`	`In process testUart_wishbone_slave.vhd:stim_proc`

`INFO: Simulator is stopped.`	`INFO: Simulator is stopped.`
`# exit 0`	`# exit 0`

Browse

Tools

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [isim.log] - Diff between revs 15 and 16