OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pkgDefinitions.vhd] - Diff between revs 10 and 15

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 15
Line 20... Line 20...
--! Declare constants, enums, functions used by the design
--! Declare constants, enums, functions used by the design
constant nBits            : integer := 8;
constant nBits            : integer := 8;
constant nBitsLarge : integer := 32;
constant nBitsLarge : integer := 32;
 
 
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type rxStates is (rx_idle, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop);
type rxStates is (bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop, rx_idle);
type rxFilterStates is (s0, s1, s2, s3);
type rxFilterStates is (s0, s1, s2, s3);
 
 
type uartControl is (idle, config_state_clk, config_state_baud, start_division, wait_division, config_state_baud_generator,
type uartControl is (idle, config_state_clk, config_state_baud, start_division, wait_division, config_state_baud_generator,
        rx_tx_state, tx_state_wait, rx_state_wait);
        rx_tx_state, tx_state_wait, rx_state_wait);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.