OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pkgDefinitions.vhd] - Diff between revs 27 and 32

Show entire file | Details | Blame | View Log

Rev 27 Rev 32
Line 21... Line 21...
constant nBits            : integer := 8;
constant nBits            : integer := 8;
constant nBitsLarge : integer := 32;
constant nBitsLarge : integer := 32;
 
 
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type rxStates is (bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop, rx_idle);
type rxStates is (bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop, rx_idle);
type rxFilterStates is (s0, s1, s2, s3);
type rxFilterStates is (s0, s1, s2, s3, s4);
 
 
type sendByte is (idle, prepare_byte, start_sending, wait_completion);
type sendByte is (idle, prepare_byte, start_sending, wait_completion);
 
 
type testMaster is (idle, config_clock, config_baud, send_byte, receive_byte, wait_cycles);
type testMaster is (idle, config_clock, config_baud, send_byte, receive_byte, wait_cycles);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.