OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pkgDefinitions.vhd] - Diff between revs 2 and 4

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 4
Line 6... Line 6...
--! <H2>Features</H2>
--! <H2>Features</H2>
--! Wishbone slave \n
--! Wishbone slave \n
--! Calculate baudrate based on clock speed \n\n
--! Calculate baudrate based on clock speed \n\n
--! Interesting links \n
--! Interesting links \n
--! http://opencores.org/ \n
--! http://opencores.org/ \n
 
--! http://www.erg.abdn.ac.uk/~gorry/course/phy-pages/async.html \n
 
 
--! Use standard library
--! Use standard library
 
 
library IEEE;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_1164.all;
Line 19... Line 20...
--! Declare constants, enums, functions used by the design
--! Declare constants, enums, functions used by the design
constant nBits          : integer := 8;
constant nBits          : integer := 8;
 
 
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type txStates is (tx_idle, tx_start, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, tx_stop1, tx_stop2);
type rxStates is (rx_idle, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop);
type rxStates is (rx_idle, bit0, bit1, bit2, bit3, bit4, bit5, bit6, bit7, rx_stop);
type rxFilterStates is (s0, s1, s2);
type rxFilterStates is (s0, s1, s2, s3);
 
 
end pkgDefinitions;
end pkgDefinitions;
 
 
package body pkgDefinitions is
package body pkgDefinitions is
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.