OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [testSerial_transmitter.vhd] - Diff between revs 2 and 11

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 11
Line 75... Line 75... 
                rst <= '0';
 
                rst <= '0';
 
 
 
 
 
      wait until data_sent = '1';
 
      wait until data_sent = '1';
 
                wait for baudClk_period*3;
 
                wait for baudClk_period*3;
 
 
 
 
 
      -- insert stimulus here 
                -- Stop Simulation
 
 
 
                assert false report "NONE. End of simulation." severity failure;
 
 
 
 
 
      wait;
 
      wait;
 
   end process;
 
   end process;
 
 
 
 
 
END;
 
END;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.