OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] [trunk/] [code/] [ab_top.vhd] - Diff between revs 19 and 21

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 21
Line 282... Line 282...
    port map(
    port map(
      sys_clk_i               => s_clk_uart,
      sys_clk_i               => s_clk_uart,
      sys_rst_i               => s_rst,
      sys_rst_i               => s_rst,
      echo_en_i               => r_config_addr_uart(0),
      echo_en_i               => r_config_addr_uart(0),
      tx_addr_wwo_i           => r_config_addr_uart(1),
      tx_addr_wwo_i           => r_config_addr_uart(1),
      uart_dout_i             => uart_dout_i,
      uart_dout_i             => uart_din_i,
      uart_din_o              => uart_din_o,
      uart_din_o              => uart_dout_o,
      s_br_clk_uart_o         => s_uart_br_clk,
      s_br_clk_uart_o         => s_uart_br_clk,
      v_rx_add_o              => s_uart_rx_add,
      v_rx_add_o              => s_uart_rx_add,
      v_rx_data_o             => s_uart_rx_data,
      v_rx_data_o             => s_uart_rx_data,
      s_rx_rdy_o              => s_uart_rx_rdy,
      s_rx_rdy_o              => s_uart_rx_rdy,
      s_rx_stb_read_data_i    => s_uart_rx_stb_read_data,
      s_rx_stb_read_data_i    => s_uart_rx_stb_read_data,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.