URL
https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 15 |
Line 6... |
Line 6... |
-------------------------------------------------------------------------------
|
-------------------------------------------------------------------------------
|
--
|
--
|
-- unit name: UART_16550_wrapper
|
-- unit name: UART_16550_wrapper
|
--
|
--
|
-- author: Andrea Borga (andrea.borga@nikhef.it)
|
-- author: Andrea Borga (andrea.borga@nikhef.it)
|
-- Mauro Predonzani (mauro.predonzani@elettra.trieste.it)
|
-- Mauro Predonzani (predmauro@libero.it)
|
--
|
--
|
-- date: $26/01/2009 $: created
|
-- date: $26/01/2009 $: created
|
--
|
--
|
-- version: $Rev 0 $:
|
-- version: $Rev 0 $:
|
--
|
--
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.