URL
https://opencores.org/ocsvn/usb_fpga_1_15/usb_fpga_1_15/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 348... |
Line 348... |
/* LFun */ 0x00, 0x00, 0x36, 0x00, 0x00, 0x00, 0x00, 0x3F,
|
/* LFun */ 0x00, 0x00, 0x36, 0x00, 0x00, 0x00, 0x00, 0x3F,
|
};
|
};
|
|
|
|
|
void init_cpld_fpga_configuration() {
|
void init_cpld_fpga_configuration() {
|
IFCONFIG = bmBIT7 | bmBIT6 | bmBIT5 | 2; // Internal source, 48MHz, GPIF
|
IFCONFIG = bmBIT7 | bmBIT6 | 2; // Internal source, 48MHz, GPIF
|
|
|
GPIFREADYCFG = 0; //bmBIT7 | bmBIT6 | bmBIT5;
|
GPIFREADYCFG = 0;
|
GPIFCTLCFG = 0x0;
|
GPIFCTLCFG = 0x0;
|
GPIFIDLECS = 0;
|
GPIFIDLECS = 0;
|
GPIFIDLECTL = 4;
|
GPIFIDLECTL = 4;
|
GPIFWFSELECT = 0x4E;
|
GPIFWFSELECT = 0x4E;
|
GPIFREADYSTAT = 0;
|
GPIFREADYSTAT = 0;
|
Line 639... |
Line 639... |
dec r6
|
dec r6
|
sjmp 010003$
|
sjmp 010003$
|
__endasm;
|
__endasm;
|
}
|
}
|
|
|
#include[ztex-fpga-flash.h]
|
#include[ztex-fpga-flash1.h]
|
|
|
#else
|
#else
|
#warning[Flash interface is not enabled but required for FPGA configuration using a bitstream from Flash meomory]
|
#warning[Flash interface is not enabled but required for FPGA configuration using a bitstream from Flash meomory]
|
#define[FLASH_BITSTREAM_ENABLED][0]
|
#define[FLASH_BITSTREAM_ENABLED][0]
|
#endif
|
#endif
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.