| Line 1... |
Line 1... |
VERSION=1.19
|
VERSION=1.15
|
HEADER
|
HEADER
|
FILE="getpacket.asf"
|
FILE="getpacket.asf"
|
FID=406f8b6a
|
FID=406f8b6a
|
LANGUAGE=VERILOG
|
LANGUAGE=VERILOG
|
ENTITY="getPacket"
|
ENTITY="getPacket"
|
|
FRAMES=ON
|
FREEOID=259
|
FREEOID=259
|
"LIBRARIES=`include \"usbSerialInterfaceEngine_h.v\"\n`include \"usbConstants_h.v\"\n"
|
"LIBRARIES=//////////////////////////////////////////////////////////////////////\n//// ////\n//// getpacket\n//// ////\n//// This file is part of the usbhostslave opencores effort.\n//// http://www.opencores.org/cores/usbhostslave/ ////\n//// ////\n//// Module Description: ////\n//// \n//// ////\n//// To Do: ////\n//// \n//// ////\n//// Author(s): ////\n//// - Steve Fielding, sfielding@base2designs.com ////\n//// ////\n//////////////////////////////////////////////////////////////////////\n//// ////\n//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG ////\n//// ////\n//// This source file may be used and distributed without ////\n//// restriction provided that this copyright statement is not ////\n//// removed from the file and that any derivative work contains ////\n//// the original copyright notice and the associated disclaimer. ////\n//// ////\n//// This source file is free software; you can redistribute it ////\n//// and/or modify it under the terms of the GNU Lesser General ////\n//// Public License as published by the Free Software Foundation; ////\n//// either version 2.1 of the License, or (at your option) any ////\n//// later version. ////\n//// ////\n//// This source is distributed in the hope that it will be ////\n//// useful, but WITHOUT ANY WARRANTY; without even the implied ////\n//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////\n//// PURPOSE. See the GNU Lesser General Public License for more ////\n//// details. ////\n//// ////\n//// You should have received a copy of the GNU Lesser General ////\n//// Public License along with this source; if not, download it ////\n//// from http://www.opencores.org/lgpl.shtml ////\n//// ////\n//////////////////////////////////////////////////////////////////////\n//\n// $Id: getpacket.asf,v 1.2 2004-12-18 14:36:09 sfielding Exp $\n//\n// CVS Revision History\n//\n// $Log: not supported by cvs2svn $\n//\n`include \"usbSerialInterfaceEngine_h.v\"\n`include \"usbConstants_h.v\"\n"
|
MULTIPLEARCHSTATUS=FALSE
|
|
SYNTHESISATTRIBUTES=TRUE
|
|
HEADER_PARAM="AUTHOR,Steve"
|
|
HEADER_PARAM="COMPANY,Base2Designs"
|
|
HEADER_PARAM="CREATIONDATE,3/22/2004"
|
|
HEADER_PARAM="TITLE,getPacket"
|
|
END
|
END
|
BUNDLES
|
BUNDLES
|
B T "Declarations" 0,0,255 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
|
B T "Declarations" 0,0,255 0 0 1 255,255,255 0 3333 0 0000 1 "Arial" 0
|
B T "Conditions" 236,0,236 0 0 0 255,255,255 0 3333 0 0110 0 "Arial" 0
|
B T "Conditions" 0,0,0 0 0 0 255,255,255 0 3333 0 0110 1 "Arial" 0
|
B F "States" 0,0,0 0 0 1 0,255,0 1 3527 1480 0000 0 "Arial" 0
|
B F "States" 0,0,0 0 0 1 0,255,0 1 3527 1480 0000 0 "Arial" 0
|
B T "Actions" 0,0,0 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
|
B T "Actions" 0,0,0 0 0 1 255,255,255 0 3333 0 0000 1 "Arial" 0
|
B T "Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 0 "Arial" 0
|
B T "Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 1 "Arial" 0
|
B L "Transitions" 0,0,0 0 0 1 0,0,0 1 3527 1480 0000 0 "Arial" 0
|
B L "Transitions" 0,0,0 0 0 1 0,0,0 1 3527 1480 0000 0 "Arial" 0
|
B F "Ports" 0,0,0 0 0 1 0,255,255 1 3527 1480 0000 0 "Arial" 0
|
B F "Ports" 0,0,0 0 0 1 0,255,255 1 3527 1480 0000 0 "Arial" 0
|
B L "Errors" 255,0,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
|
B L "Errors" 255,0,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
|
B T "State Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 0 "Arial" 4
|
B T "State Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 1 "Arial" 4
|
B F "Current State" 255,255,0 0 0 1 255,255,0 1 3527 1480 0000 0 "Arial" 0
|
B F "Current State" 255,255,0 0 0 1 255,255,0 1 3527 1480 0000 0 "Arial" 0
|
B T "Comments" 157,157,157 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
|
B T "Comments" 157,157,157 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
|
B L "Info" 0,255,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
|
B L "Info" 0,255,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
|
B F "Junction" 0,0,0 0 0 1 255,0,0 1 3527 1480 0000 0 "Arial" 0
|
B F "Junction" 0,0,0 0 0 1 255,0,0 1 3527 1480 0000 0 "Arial" 0
|
B F "Initial State Indicator" 0,0,0 0 0 1 240,140,40 1 3527 1480 0000 0 "Arial" 0
|
B F "Initial State Indicator" 0,0,0 0 0 1 240,140,40 1 3527 1480 0000 0 "Arial" 0
|
END
|
END
|
INSTHEADER 1
|
INSTHEADER 1
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 5000,5000 10000,10000
|
END
|
END
|
INSTHEADER 33
|
INSTHEADER 33
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 0,0 10000,10000
|
END
|
END
|
INSTHEADER 58
|
INSTHEADER 58
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 0,0 10000,10000
|
END
|
END
|
INSTHEADER 112
|
INSTHEADER 112
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 0,0 10000,10000
|
END
|
END
|
INSTHEADER 245
|
INSTHEADER 245
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 0,0 10000,10000
|
END
|
END
|
INSTHEADER 251
|
INSTHEADER 251
|
PAGE 0,0 215900,279400
|
PAGE 12700,12700 215900,279400
|
MARGINS 12700,12700 12700,12700
|
UPPERLEFT 0,0
|
|
GRID=OFF
|
|
GRIDSIZE 0,0 10000,10000
|
END
|
END
|
OBJECTS
|
OBJECTS
|
G 1 0 0 TEXT 0,0,0 0 0 0 255,255,255 0 3527 1480 0000 0 "Arial" 0 | 97950,263700 1 0 0 "Module: getPacket"
|
G 1 0 0 TEXT 0,0,0 0 0 0 255,255,255 0 3527 1480 0000 0 "Arial" 0 | 97950,263700 1 0 0 "Module: getPacket"
|
F 6 0 671089152 185 0 "" 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15236 200200,215950
|
F 6 0 671089152 185 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15236 200200,215950
|
L 7 6 0 TEXT "Labels" | 19389,212093 1 0 0 "getPkt"
|
L 7 6 0 TEXT "Labels" | 19389,212093 1 0 0 "getPkt"
|
L 8 9 0 TEXT "State Labels" | 74582,196764 1 0 0 "START_GP\n/12/"
|
L 8 9 0 TEXT "State Labels" | 74582,196764 1 0 0 "START_GP\n/12/"
|
S 9 6 57344 ELLIPSE "States" | 74582,196764 6500 6500
|
S 9 6 57344 ELLIPSE "States" | 74582,196764 6500 6500
|
L 10 11 0 TEXT "State Labels" | 103150,148136 1 0 0 "WAIT_PKT\n/13/"
|
L 10 11 0 TEXT "State Labels" | 103150,148136 1 0 0 "WAIT_PKT\n/13/"
|
S 11 6 61440 ELLIPSE "States" | 103150,148136 6500 6500
|
S 11 6 61440 ELLIPSE "States" | 103150,148136 6500 6500
|
| Line 208... |
Line 215... |
I 185 0 3 Builtin InPort | 140253,265199 "" ""
|
I 185 0 3 Builtin InPort | 140253,265199 "" ""
|
L 186 187 0 TEXT "Labels" | 146242,259912 1 0 0 "rst"
|
L 186 187 0 TEXT "Labels" | 146242,259912 1 0 0 "rst"
|
I 187 0 2 Builtin InPort | 140242,259912 "" ""
|
I 187 0 2 Builtin InPort | 140242,259912 "" ""
|
C 188 170 0 TEXT "Conditions" | 56486,202566 1 0 0 "rst"
|
C 188 170 0 TEXT "Conditions" | 56486,202566 1 0 0 "rst"
|
L 189 190 0 TEXT "Labels" | 120408,221254 1 0 0 "RXStreamStatusIn[7:0]"
|
L 189 190 0 TEXT "Labels" | 120408,221254 1 0 0 "RXStreamStatusIn[7:0]"
|
I 190 0 2 Builtin InPort | 114408,221254 "" ""
|
I 190 0 130 Builtin InPort | 114408,221254 "" ""
|
I 191 0 2 Builtin InPort | 114421,225994 "" ""
|
I 191 0 130 Builtin InPort | 114421,225994 "" ""
|
L 192 191 0 TEXT "Labels" | 120421,225994 1 0 0 "RXDataIn[7:0]"
|
L 192 191 0 TEXT "Labels" | 120421,225994 1 0 0 "RXDataIn[7:0]"
|
L 193 194 0 TEXT "Labels" | 85500,237048 1 0 0 "SIERxTimeOut"
|
L 193 194 0 TEXT "Labels" | 85500,237048 1 0 0 "SIERxTimeOut"
|
I 194 0 2 Builtin InPort | 79500,237048 "" ""
|
I 194 0 2 Builtin InPort | 79500,237048 "" ""
|
K 195 194 0 TEXT "Comments" | 107584,237032 1 0 0 "Single cycle pulse"
|
K 195 194 0 TEXT "Comments" | 107584,237032 1 0 0 "Single cycle pulse"
|
L 196 197 0 TEXT "Labels" | 22204,221408 1 0 0 "RXByte[7:0]"
|
L 196 197 0 TEXT "Labels" | 22204,221408 1 0 0 "RXByte[7:0]"
|
I 197 0 2 Builtin Signal | 19204,221408 "" ""
|
I 197 0 130 Builtin Signal | 19204,221408 "" ""
|
L 198 199 0 TEXT "Labels" | 22068,244340 1 0 0 "RXOverflow"
|
L 198 199 0 TEXT "Labels" | 22068,244340 1 0 0 "RXOverflow"
|
I 199 0 2 Builtin Signal | 19068,244340 "" ""
|
I 199 0 2 Builtin Signal | 19068,244340 "" ""
|
L 200 201 0 TEXT "Labels" | 22380,239536 1 0 0 "NAKRxed"
|
L 200 201 0 TEXT "Labels" | 22380,239536 1 0 0 "NAKRxed"
|
I 201 0 2 Builtin Signal | 19380,239536 "" ""
|
I 201 0 2 Builtin Signal | 19380,239536 "" ""
|
L 202 203 0 TEXT "Labels" | 22840,230756 1 0 0 "stallRxed"
|
L 202 203 0 TEXT "Labels" | 22840,230756 1 0 0 "stallRxed"
|
I 203 0 2 Builtin Signal | 19840,230756 "" ""
|
I 203 0 2 Builtin Signal | 19840,230756 "" ""
|
L 204 205 0 TEXT "Labels" | 22880,234404 1 0 0 "ACKRxed"
|
L 204 205 0 TEXT "Labels" | 22880,234404 1 0 0 "ACKRxed"
|
I 205 0 2 Builtin Signal | 19416,234868 "" ""
|
I 205 0 2 Builtin Signal | 19416,234868 "" ""
|
L 206 207 0 TEXT "Labels" | 83404,226912 1 0 0 "RXPktStatus[7:0]"
|
L 206 207 0 TEXT "Labels" | 83404,226912 1 0 0 "RXPktStatus[7:0]"
|
I 207 0 0 Builtin OutPort | 77404,226912 "" ""
|
I 207 0 128 Builtin OutPort | 77404,226912 "" ""
|
L 208 209 0 TEXT "Labels" | 22024,249240 1 0 0 "RXTimeOut"
|
L 208 209 0 TEXT "Labels" | 22024,249240 1 0 0 "RXTimeOut"
|
I 209 0 2 Builtin Signal | 19024,249240 "" ""
|
I 209 0 2 Builtin Signal | 19024,249240 "" ""
|
L 210 211 0 TEXT "Labels" | 21792,253880 1 0 0 "CRCError"
|
L 210 211 0 TEXT "Labels" | 21792,253880 1 0 0 "CRCError"
|
I 211 0 2 Builtin Signal | 18792,253880 "" ""
|
I 211 0 2 Builtin Signal | 18792,253880 "" ""
|
L 212 213 0 TEXT "Labels" | 22024,258288 1 0 0 "bitStuffError"
|
L 212 213 0 TEXT "Labels" | 22024,258288 1 0 0 "bitStuffError"
|
I 213 0 2 Builtin Signal | 19024,258288 "" ""
|
I 213 0 2 Builtin Signal | 19024,258288 "" ""
|
L 214 215 0 TEXT "Labels" | 22024,262928 1 0 0 "dataSequence"
|
L 214 215 0 TEXT "Labels" | 22024,262928 1 0 0 "dataSequence"
|
I 215 0 2 Builtin Signal | 19024,262928 "" ""
|
I 215 0 2 Builtin Signal | 19024,262928 "" ""
|
I 216 0 2 Builtin Signal | 19488,226184 "" ""
|
I 216 0 130 Builtin Signal | 19488,226184 "" ""
|
L 217 216 0 TEXT "Labels" | 22488,226184 1 0 0 "RXStreamStatus[7:0]"
|
L 217 216 0 TEXT "Labels" | 22488,226184 1 0 0 "RXStreamStatus[7:0]"
|
A 219 9 2 TEXT "Actions" | 18096,193444 1 0 0 "RXPacketRdy <= 1'b0;\nRXFifoWEn <= 1'b0;\nRXFifoData <= 8'h00;\nRXByteOld <= 8'h00;\nRXByteOldest <= 8'h00;\nCRCError <= 1'b0;\nbitStuffError <= 1'b0; \nRXOverflow <= 1'b0; \nRXTimeOut <= 1'b0;\nNAKRxed <= 1'b0;\nstallRxed <= 1'b0;\nACKRxed <= 1'b0;\ndataSequence <= 1'b0;\nRxPID <= 4'h0;\nRXByte <= 8'h00;\nRXStreamStatus <= 8'h00;"
|
A 219 9 2 TEXT "Actions" | 18096,193444 1 0 0 "RXPacketRdy <= 1'b0;\nRXFifoWEn <= 1'b0;\nRXFifoData <= 8'h00;\nRXByteOld <= 8'h00;\nRXByteOldest <= 8'h00;\nCRCError <= 1'b0;\nbitStuffError <= 1'b0; \nRXOverflow <= 1'b0; \nRXTimeOut <= 1'b0;\nNAKRxed <= 1'b0;\nstallRxed <= 1'b0;\nACKRxed <= 1'b0;\ndataSequence <= 1'b0;\nRxPID <= 4'h0;\nRXByte <= 8'h00;\nRXStreamStatus <= 8'h00;"
|
A 220 11 4 TEXT "Actions" | 125976,177552 1 0 0 "CRCError <= 1'b0;\nbitStuffError <= 1'b0; \nRXOverflow <= 1'b0; \nRXTimeOut <= 1'b0;\nNAKRxed <= 1'b0;\nstallRxed <= 1'b0;\nACKRxed <= 1'b0;\ndataSequence <= 1'b0;"
|
A 220 11 4 TEXT "Actions" | 125976,177552 1 0 0 "CRCError <= 1'b0;\nbitStuffError <= 1'b0; \nRXOverflow <= 1'b0; \nRXTimeOut <= 1'b0;\nNAKRxed <= 1'b0;\nstallRxed <= 1'b0;\nACKRxed <= 1'b0;\ndataSequence <= 1'b0;"
|
L 221 222 0 TEXT "Labels" | 55956,259852 1 0 0 "RXByteOld[7:0]"
|
L 221 222 0 TEXT "Labels" | 55956,259852 1 0 0 "RXByteOld[7:0]"
|
I 222 0 2 Builtin Signal | 52956,259852 "" ""
|
I 222 0 130 Builtin Signal | 52956,259852 "" ""
|
W 239 6 0 33 40 BEZIER "Transitions" | 136204,68440 129157,59392 116484,42555 109437,33507
|
W 239 6 0 33 40 BEZIER "Transitions" | 136204,68440 129157,59392 116484,42555 109437,33507
|
I 238 0 2 Builtin OutPort | 77500,221804 "" ""
|
I 238 0 130 Builtin OutPort | 77500,221804 "" ""
|
L 237 238 0 TEXT "Labels" | 83500,221804 1 0 0 "RxPID[3:0]"
|
L 237 238 0 TEXT "Labels" | 83500,221804 1 0 0 "RxPID[3:0]"
|
A 236 34 16 TEXT "Actions" | 139444,90956 1 0 0 "RxPID <= RXByte[3:0];"
|
A 236 34 16 TEXT "Actions" | 139444,90956 1 0 0 "RxPID <= RXByte[3:0];"
|
I 225 0 2 Builtin Signal | 52956,265100 "" ""
|
I 225 0 130 Builtin Signal | 52956,265100 "" ""
|
L 226 225 0 TEXT "Labels" | 55956,265100 1 0 0 "RXByteOldest[7:0]"
|
L 226 225 0 TEXT "Labels" | 55956,265100 1 0 0 "RXByteOldest[7:0]"
|
L 227 228 0 TEXT "Labels" | 85868,253240 1 0 0 "RXFifoFull"
|
L 227 228 0 TEXT "Labels" | 85868,253240 1 0 0 "RXFifoFull"
|
I 228 0 2 Builtin InPort | 79868,253240 "" ""
|
I 228 0 2 Builtin InPort | 79868,253240 "" ""
|
L 229 230 0 TEXT "Labels" | 83548,248252 1 0 0 "RXFifoWEn"
|
L 229 230 0 TEXT "Labels" | 83548,248252 1 0 0 "RXFifoWEn"
|
I 230 0 2 Builtin OutPort | 77548,248252 "" ""
|
I 230 0 2 Builtin OutPort | 77548,248252 "" ""
|
L 231 232 0 TEXT "Labels" | 83780,242452 1 0 0 "RXFifoData[7:0]"
|
L 231 232 0 TEXT "Labels" | 83780,242452 1 0 0 "RXFifoData[7:0]"
|
I 232 0 2 Builtin OutPort | 77780,242452 "" ""
|
I 232 0 130 Builtin OutPort | 77780,242452 "" ""
|
A 235 0 1 TEXT "Actions" | 156850,265490 1 0 0 "always @\n(CRCError or bitStuffError or\n RXOverflow or RXTimeOut or\n NAKRxed or stallRxed or\n ACKRxed or dataSequence)\nbegin\n RXPktStatus = { \n dataSequence, ACKRxed, \n stallRxed, NAKRxed,\n RXTimeOut, RXOverflow, \n bitStuffError, CRCError};\nend"
|
A 235 0 1 TEXT "Actions" | 156850,265490 1 0 0 "always @\n(CRCError or bitStuffError or\n RXOverflow or RXTimeOut or\n NAKRxed or stallRxed or\n ACKRxed or dataSequence)\nbegin\n RXPktStatus = { \n dataSequence, ACKRxed, \n stallRxed, NAKRxed,\n RXTimeOut, RXOverflow, \n bitStuffError, CRCError};\nend"
|
W 255 252 0 253 254 BEZIER "Transitions" | 90833,167640 103003,150317 114258,129084 126428,111760
|
W 255 252 0 253 254 BEZIER "Transitions" | 90833,167640 103003,150317 114258,129084 126428,111760
|
I 254 252 0 Builtin Exit | 129540,111760
|
I 254 252 0 Builtin Exit | 129540,111760
|
I 253 252 0 Builtin Entry | 86360,167640
|
I 253 252 0 Builtin Entry | 86360,167640
|
H 252 251 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15700 200200,263700
|
H 252 251 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15700 200200,263700
|
