| Line 1... |
Line 1... |
|
|
|
// File : ../RTL/hostController/sofcontroller.v
|
|
// Generated : 10/06/06 19:35:27
|
|
// From : ../RTL/hostController/sofcontroller.asf
|
|
// By : FSM2VHDL ver. 5.0.0.9
|
|
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// sofcontroller
|
//// sofcontroller
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
| Line 40... |
Line 45... |
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`timescale 1ns / 1ps
|
`include "timescale.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
|
|
module SOFController (clk, HCTxPortCntl, HCTxPortData, HCTxPortGnt, HCTxPortRdy, HCTxPortReq, HCTxPortWEn, rst, SOFEnable, SOFTimer, SOFTimerClr);
|
module SOFController (HCTxPortCntl, HCTxPortData, HCTxPortGnt, HCTxPortRdy, HCTxPortReq, HCTxPortWEn, SOFEnable, SOFTimerClr, SOFTimer, clk, rst);
|
input clk;
|
|
input HCTxPortGnt;
|
input HCTxPortGnt;
|
input HCTxPortRdy;
|
input HCTxPortRdy;
|
input rst;
|
|
input SOFEnable;
|
input SOFEnable;
|
input SOFTimerClr;
|
input SOFTimerClr;
|
|
input clk;
|
|
input rst;
|
output [7:0]HCTxPortCntl;
|
output [7:0]HCTxPortCntl;
|
output [7:0]HCTxPortData;
|
output [7:0]HCTxPortData;
|
output HCTxPortReq;
|
output HCTxPortReq;
|
output HCTxPortWEn;
|
output HCTxPortWEn;
|
output [15:0]SOFTimer;
|
output [15:0]SOFTimer;
|
|
|
wire clk;
|
|
reg [7:0]HCTxPortCntl, next_HCTxPortCntl;
|
reg [7:0]HCTxPortCntl, next_HCTxPortCntl;
|
reg [7:0]HCTxPortData, next_HCTxPortData;
|
reg [7:0]HCTxPortData, next_HCTxPortData;
|
wire HCTxPortGnt;
|
wire HCTxPortGnt;
|
wire HCTxPortRdy;
|
wire HCTxPortRdy;
|
reg HCTxPortReq, next_HCTxPortReq;
|
reg HCTxPortReq, next_HCTxPortReq;
|
reg HCTxPortWEn, next_HCTxPortWEn;
|
reg HCTxPortWEn, next_HCTxPortWEn;
|
wire rst;
|
|
wire SOFEnable;
|
wire SOFEnable;
|
reg [15:0]SOFTimer, next_SOFTimer;
|
|
wire SOFTimerClr;
|
wire SOFTimerClr;
|
|
reg [15:0] SOFTimer, next_SOFTimer;
|
|
wire clk;
|
|
wire rst;
|
|
|
// BINARY ENCODED state machine: sofCntl
|
// BINARY ENCODED state machine: sofCntl
|
// State codes definitions:
|
// State codes definitions:
|
`define START_SC 3'b000
|
`define START_SC 3'b000
|
`define WAIT_SOF_EN 3'b001
|
`define WAIT_SOF_EN 3'b001
|
`define WAIT_SEND_RESUME 3'b010
|
`define WAIT_SEND_RESUME 3'b010
|
`define INC_TIMER 3'b011
|
`define INC_TIMER 3'b011
|
`define SC_WAIT_GNT 3'b100
|
`define SC_WAIT_GNT 3'b100
|
`define CLR_WEN 3'b101
|
`define CLR_WEN 3'b101
|
|
|
reg [2:0]CurrState_sofCntl, NextState_sofCntl;
|
reg [2:0] CurrState_sofCntl;
|
|
reg [2:0] NextState_sofCntl;
|
|
|
|
|
|
//--------------------------------------------------------------------
|
// Machine: sofCntl
|
// Machine: sofCntl
|
|
//--------------------------------------------------------------------
|
// NextState logic (combinatorial)
|
//----------------------------------
|
always @ (SOFTimerClr or SOFEnable or HCTxPortRdy or SOFTimer or HCTxPortGnt or HCTxPortCntl or HCTxPortData or HCTxPortWEn or HCTxPortReq or CurrState_sofCntl)
|
// Next State Logic (combinatorial)
|
begin
|
//----------------------------------
|
|
always @ (SOFTimerClr or SOFTimer or SOFEnable or HCTxPortRdy or HCTxPortGnt or HCTxPortReq or HCTxPortWEn or HCTxPortData or HCTxPortCntl or CurrState_sofCntl)
|
|
begin : sofCntl_NextState
|
NextState_sofCntl <= CurrState_sofCntl;
|
NextState_sofCntl <= CurrState_sofCntl;
|
// Set default values for outputs and signals
|
// Set default values for outputs and signals
|
next_SOFTimer <= SOFTimer;
|
|
next_HCTxPortCntl <= HCTxPortCntl;
|
|
next_HCTxPortData <= HCTxPortData;
|
|
next_HCTxPortWEn <= HCTxPortWEn;
|
|
next_HCTxPortReq <= HCTxPortReq;
|
next_HCTxPortReq <= HCTxPortReq;
|
case (CurrState_sofCntl) // synopsys parallel_case full_case
|
next_HCTxPortWEn <= HCTxPortWEn;
|
|
next_HCTxPortData <= HCTxPortData;
|
|
next_HCTxPortCntl <= HCTxPortCntl;
|
|
next_SOFTimer <= SOFTimer;
|
|
case (CurrState_sofCntl)
|
`START_SC:
|
`START_SC:
|
begin
|
|
NextState_sofCntl <= `WAIT_SOF_EN;
|
NextState_sofCntl <= `WAIT_SOF_EN;
|
end
|
|
`WAIT_SOF_EN:
|
`WAIT_SOF_EN:
|
begin
|
|
if (SOFEnable == 1'b1)
|
if (SOFEnable == 1'b1)
|
begin
|
begin
|
NextState_sofCntl <= `SC_WAIT_GNT;
|
NextState_sofCntl <= `SC_WAIT_GNT;
|
next_HCTxPortReq <= 1'b1;
|
next_HCTxPortReq <= 1'b1;
|
end
|
end
|
end
|
|
`WAIT_SEND_RESUME:
|
`WAIT_SEND_RESUME:
|
begin
|
|
if (HCTxPortRdy == 1'b1)
|
if (HCTxPortRdy == 1'b1)
|
begin
|
begin
|
NextState_sofCntl <= `CLR_WEN;
|
NextState_sofCntl <= `CLR_WEN;
|
next_HCTxPortWEn <= 1'b1;
|
next_HCTxPortWEn <= 1'b1;
|
next_HCTxPortData <= 8'h00;
|
next_HCTxPortData <= 8'h00;
|
next_HCTxPortCntl <= `TX_RESUME_START;
|
next_HCTxPortCntl <= `TX_RESUME_START;
|
end
|
end
|
end
|
|
`INC_TIMER:
|
`INC_TIMER:
|
begin
|
begin
|
next_HCTxPortReq <= 1'b0;
|
next_HCTxPortReq <= 1'b0;
|
if (SOFTimerClr == 1'b1)
|
if (SOFTimerClr == 1'b1)
|
next_SOFTimer <= 16'h0000;
|
next_SOFTimer <= 16'h0000;
|
| Line 129... |
Line 132... |
NextState_sofCntl <= `WAIT_SOF_EN;
|
NextState_sofCntl <= `WAIT_SOF_EN;
|
next_SOFTimer <= 16'h0000;
|
next_SOFTimer <= 16'h0000;
|
end
|
end
|
end
|
end
|
`SC_WAIT_GNT:
|
`SC_WAIT_GNT:
|
begin
|
|
if (HCTxPortGnt == 1'b1)
|
if (HCTxPortGnt == 1'b1)
|
begin
|
|
NextState_sofCntl <= `WAIT_SEND_RESUME;
|
NextState_sofCntl <= `WAIT_SEND_RESUME;
|
end
|
|
end
|
|
`CLR_WEN:
|
`CLR_WEN:
|
begin
|
begin
|
next_HCTxPortWEn <= 1'b0;
|
next_HCTxPortWEn <= 1'b0;
|
NextState_sofCntl <= `INC_TIMER;
|
NextState_sofCntl <= `INC_TIMER;
|
end
|
end
|
endcase
|
endcase
|
end
|
end
|
|
|
|
//----------------------------------
|
// Current State Logic (sequential)
|
// Current State Logic (sequential)
|
|
//----------------------------------
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin : sofCntl_CurrentState
|
if (rst)
|
if (rst)
|
CurrState_sofCntl <= `START_SC;
|
CurrState_sofCntl <= `START_SC;
|
else
|
else
|
CurrState_sofCntl <= NextState_sofCntl;
|
CurrState_sofCntl <= NextState_sofCntl;
|
end
|
end
|
|
|
|
//----------------------------------
|
// Registered outputs logic
|
// Registered outputs logic
|
|
//----------------------------------
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin : sofCntl_RegOutput
|
if (rst)
|
if (rst)
|
begin
|
begin
|
SOFTimer <= 16'h0000;
|
SOFTimer <= 16'h0000;
|
HCTxPortCntl <= 8'h00;
|
HCTxPortCntl <= 8'h00;
|
HCTxPortData <= 8'h00;
|
HCTxPortData <= 8'h00;
|
