OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [hostSlaveMux/] [hostSlaveMux.v] - Diff between revs 18 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 18 Rev 20
Line 62... Line 62...
  fullSpeedPolarityFromHost,
  fullSpeedPolarityFromHost,
  fullSpeedPolarityFromSlave,
  fullSpeedPolarityFromSlave,
  fullSpeedBitRateToSIE,
  fullSpeedBitRateToSIE,
  fullSpeedBitRateFromHost,
  fullSpeedBitRateFromHost,
  fullSpeedBitRateFromSlave,
  fullSpeedBitRateFromSlave,
 
  noActivityTimeOutEnableToSIE,
 
  noActivityTimeOutEnableFromHost,
 
  noActivityTimeOutEnableFromSlave,
  dataIn,
  dataIn,
  dataOut,
  dataOut,
  address,
  address,
  writeEn,
  writeEn,
  strobe_i,
  strobe_i,
Line 91... Line 94...
input fullSpeedPolarityFromHost;
input fullSpeedPolarityFromHost;
input fullSpeedPolarityFromSlave;
input fullSpeedPolarityFromSlave;
output fullSpeedBitRateToSIE;
output fullSpeedBitRateToSIE;
input fullSpeedBitRateFromHost;
input fullSpeedBitRateFromHost;
input fullSpeedBitRateFromSlave;
input fullSpeedBitRateFromSlave;
 
output noActivityTimeOutEnableToSIE;
 
input noActivityTimeOutEnableFromHost;
 
input noActivityTimeOutEnableFromSlave;
//hostSlaveMuxBI
//hostSlaveMuxBI
input [7:0] dataIn;
input [7:0] dataIn;
input address;
input address;
input writeEn;
input writeEn;
input strobe_i;
input strobe_i;
Line 119... Line 125...
wire fullSpeedPolarityFromHost;
wire fullSpeedPolarityFromHost;
wire fullSpeedPolarityFromSlave;
wire fullSpeedPolarityFromSlave;
reg fullSpeedBitRateToSIE;
reg fullSpeedBitRateToSIE;
wire fullSpeedBitRateFromHost;
wire fullSpeedBitRateFromHost;
wire fullSpeedBitRateFromSlave;
wire fullSpeedBitRateFromSlave;
 
reg noActivityTimeOutEnableToSIE;
 
wire noActivityTimeOutEnableFromHost;
 
wire noActivityTimeOutEnableFromSlave;
//hostSlaveMuxBI
//hostSlaveMuxBI
wire [7:0] dataIn;
wire [7:0] dataIn;
wire address;
wire address;
wire writeEn;
wire writeEn;
wire strobe_i;
wire strobe_i;
Line 145... Line 154...
  SIEPortWEnFromHost or
  SIEPortWEnFromHost or
  SIEPortWEnFromSlave or
  SIEPortWEnFromSlave or
  fullSpeedPolarityFromHost or
  fullSpeedPolarityFromHost or
  fullSpeedPolarityFromSlave or
  fullSpeedPolarityFromSlave or
  fullSpeedBitRateFromHost or
  fullSpeedBitRateFromHost or
  fullSpeedBitRateFromSlave)
  fullSpeedBitRateFromSlave or
 
  noActivityTimeOutEnableFromHost or
 
  noActivityTimeOutEnableFromSlave)
begin
begin
  if (hostMode == 1'b1)
  if (hostMode == 1'b1)
  begin
  begin
    SIEPortCtrlInToSIE <= SIEPortCtrlInFromHost;
    SIEPortCtrlInToSIE <= SIEPortCtrlInFromHost;
    SIEPortDataInToSIE <=  SIEPortDataInFromHost;
    SIEPortDataInToSIE <=  SIEPortDataInFromHost;
    SIEPortWEnToSIE <= SIEPortWEnFromHost;
    SIEPortWEnToSIE <= SIEPortWEnFromHost;
    fullSpeedPolarityToSIE <= fullSpeedPolarityFromHost;
    fullSpeedPolarityToSIE <= fullSpeedPolarityFromHost;
    fullSpeedBitRateToSIE <= fullSpeedBitRateFromHost;
    fullSpeedBitRateToSIE <= fullSpeedBitRateFromHost;
 
    noActivityTimeOutEnableToSIE <= noActivityTimeOutEnableFromHost;
  end
  end
  else
  else
  begin
  begin
    SIEPortCtrlInToSIE <= SIEPortCtrlInFromSlave;
    SIEPortCtrlInToSIE <= SIEPortCtrlInFromSlave;
    SIEPortDataInToSIE <=  SIEPortDataInFromSlave;
    SIEPortDataInToSIE <=  SIEPortDataInFromSlave;
    SIEPortWEnToSIE <= SIEPortWEnFromSlave;
    SIEPortWEnToSIE <= SIEPortWEnFromSlave;
    fullSpeedPolarityToSIE <= fullSpeedPolarityFromSlave;
    fullSpeedPolarityToSIE <= fullSpeedPolarityFromSlave;
    fullSpeedBitRateToSIE <= fullSpeedBitRateFromSlave;
    fullSpeedBitRateToSIE <= fullSpeedBitRateFromSlave;
 
    noActivityTimeOutEnableToSIE <= noActivityTimeOutEnableFromSlave;
  end
  end
end
end
 
 
hostSlaveMuxBI u_hostSlaveMuxBI (
hostSlaveMuxBI u_hostSlaveMuxBI (
  .dataIn(dataIn),
  .dataIn(dataIn),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.