URL
https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk
[/] [usbhostslave/] [trunk/] [RTL/] [include/] [usbSlaveControl_h.v] - Diff between revs 9 and 14
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 9 |
Rev 14 |
Line 55... |
Line 55... |
//SCEndPointControlRegIndices
|
//SCEndPointControlRegIndices
|
`define ENDPOINT_ENABLE_BIT 0
|
`define ENDPOINT_ENABLE_BIT 0
|
`define ENDPOINT_READY_BIT 1
|
`define ENDPOINT_READY_BIT 1
|
`define ENDPOINT_OUTDATA_SEQUENCE_BIT 2
|
`define ENDPOINT_OUTDATA_SEQUENCE_BIT 2
|
`define ENDPOINT_SEND_STALL_BIT 3
|
`define ENDPOINT_SEND_STALL_BIT 3
|
|
`define ENDPOINT_ISO_ENABLE_BIT 4
|
//SCMasterControlegIndices
|
//SCMasterControlegIndices
|
`define SC_GLOBAL_ENABLE_BIT 0
|
`define SC_GLOBAL_ENABLE_BIT 0
|
`define SC_TX_LINE_STATE_LSBIT 1
|
`define SC_TX_LINE_STATE_LSBIT 1
|
`define SC_TX_LINE_STATE_MSBIT 2
|
`define SC_TX_LINE_STATE_MSBIT 2
|
`define SC_DIRECT_CONTROL_BIT 3
|
`define SC_DIRECT_CONTROL_BIT 3
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.