URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [serialInterfaceEngine/] [readUSBWireData.v] - Diff between revs 20 and 22

Rev 20	Rev 22
Line 66...	Line 66...
`//// Public License along with this source; if not, download it ////`	`//// Public License along with this source; if not, download it ////`
`//// from <http://www.opencores.org/lgpl.shtml> ////`	`//// from <http://www.opencores.org/lgpl.shtml> ////`
`//// ////`	`//// ////`
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`timescale 1ns / 1ps	`include "timescale.v"
`include "usbSerialInterfaceEngine_h.v"	`include "usbSerialInterfaceEngine_h.v"

`module readUSBWireData (RxBitsIn, RxDataInTick, RxBitsOut, SIERxRdyIn, SIERxWEn, fullSpeedRate, TxWireActiveDrive, clk, rst, noActivityTimeOut, RxWireActive, noActivityTimeOutEnable);`	`module readUSBWireData (RxBitsIn, RxDataInTick, RxBitsOut, SIERxRdyIn, SIERxWEn, fullSpeedRate, TxWireActiveDrive, clk, rst, noActivityTimeOut, RxWireActive, noActivityTimeOutEnable);`
`input [1:0] RxBitsIn;`	`input [1:0] RxBitsIn;`
`output RxDataInTick;`	`output RxDataInTick;`
Line 262...	Line 262...
`end`	`end`
`end`	`end`


`endmodule`	`endmodule`
`No newline at end of file`	`No newline at end of file`

`No newline at end of file`	`No newline at end of file`