OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [serialInterfaceEngine/] [usbSerialInterfaceEngine.v] - Diff between revs 7 and 9

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 7 Rev 9
Line 39... Line 39...
//// Public License along with this source; if not, download it   ////
//// Public License along with this source; if not, download it   ////
//// from <http://www.opencores.org/lgpl.shtml>                   ////
//// from <http://www.opencores.org/lgpl.shtml>                   ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// $Id: usbSerialInterfaceEngine.v,v 1.3 2004-12-31 14:40:43 sfielding Exp $
`timescale 1ns / 1ps
//
 
// CVS Revision History
 
//
 
// $Log: not supported by cvs2svn $
 
// Revision 1.1.1.1  2004/10/11 04:01:04  sfielding
 
// Created
 
//
 
//
 
 
 
module usbSerialInterfaceEngine(
module usbSerialInterfaceEngine(
  clk, rst,
  clk, rst,
  //readUSBWireData
  //readUSBWireData
  USBWireDataIn,
  USBWireDataIn,
Line 132... Line 124...
//lineControlUpdate
//lineControlUpdate
wire fullSpeedPolarity;
wire fullSpeedPolarity;
wire fullSpeedBitRate;
wire fullSpeedBitRate;
 
 
//internal wiring
//internal wiring
wire [1:0] RxBitsFromSIERxToPrRxBit;
 
wire processRxBitsWEn;
wire processRxBitsWEn;
wire processRxBitRdy;
wire processRxBitRdy;
wire [1:0] RxWireDataFromWireRxToSIERx;
wire [1:0] RxWireDataFromWireRx;
wire RxWireDataWEn;
wire RxWireDataWEn;
wire SIERxRdyOut;
wire TxWireActiveDrive;
wire disableWireRead;
 
wire [1:0] TxBitsFromArbToWire;
wire [1:0] TxBitsFromArbToWire;
wire TxCtrlFromArbToWire;
wire TxCtrlFromArbToWire;
wire USBWireRdy;
wire USBWireRdy;
wire USBWireWEn;
wire USBWireWEn;
wire USBWireReadyFromTxArb;
wire USBWireReadyFromTxArb;
Line 193... Line 183...
  .fullSpeedBitRate(fullSpeedBitRate),
  .fullSpeedBitRate(fullSpeedBitRate),
  .JBit(JBit),
  .JBit(JBit),
  .KBit(KBit) );
  .KBit(KBit) );
 
 
SIEReceiver u_SIEReceiver
SIEReceiver u_SIEReceiver
  (.RxBitsOut(RxBitsFromSIERxToPrRxBit),
  (
  .RxWireDataIn(RxWireDataFromWireRxToSIERx),
  .RxWireDataIn(RxWireDataFromWireRx),
  .RxWireDataWEn(RxWireDataWEn),
  .RxWireDataWEn(RxWireDataWEn),
  .SIERxRdyOut(SIERxRdyOut),
 
  .clk(clk),
  .clk(clk),
  .connectState(connectState),
  .connectState(connectState),
  .processRxBitRdyIn(processRxBitRdy),
 
  .processRxBitsWEn(processRxBitsWEn),
 
  .rst(rst) );
  .rst(rst) );
 
 
 
 
processRxBit u_processRxBit
processRxBit u_processRxBit
  (.JBit(JBit),
  (.JBit(JBit),
  .KBit(KBit),
  .KBit(KBit),
  .RxBitsIn(RxBitsFromSIERxToPrRxBit),
  .RxBitsIn(RxWireDataFromWireRx),
  .RxCtrlOut(RxCtrlFromPrcRxBitToPrcRxByte),
  .RxCtrlOut(RxCtrlFromPrcRxBitToPrcRxByte),
  .RxDataOut(RxDataFromPrcRxBitToPrcRxByte),
  .RxDataOut(RxDataFromPrcRxBitToPrcRxByte),
  .clk(clk),
  .clk(clk),
  .processRxBitRdy(processRxBitRdy),
  .processRxBitRdy(processRxBitRdy),
  .processRxBitsWEn(processRxBitsWEn),
  .processRxBitsWEn(RxWireDataWEn),
  .processRxByteWEn(processRxByteWEn),
  .processRxByteWEn(processRxByteWEn),
  .resumeDetected(resumeDetected),
  .resumeDetected(resumeDetected),
  .rst(rst),
  .rst(rst),
  .processRxByteRdy(processRxByteRdy) );
  .processRxByteRdy(processRxByteRdy) );
 
 
Line 319... Line 307...
  .USBWireReq(prcTxByteReq),
  .USBWireReq(prcTxByteReq),
  .USBWireWEn(prcTxByteWEn),
  .USBWireWEn(prcTxByteWEn),
  .clk(clk),
  .clk(clk),
  .processTxByteRdy(processTxByteRdy),
  .processTxByteRdy(processTxByteRdy),
  .processTxByteWEn(processTxByteWEn),
  .processTxByteWEn(processTxByteWEn),
  .rst(rst) );
  .rst(rst),
 
  .fullSpeedRate(fullSpeedBitRate) );
 
 
USBTxWireArbiter u_USBTxWireArbiter
USBTxWireArbiter u_USBTxWireArbiter
  (.SIETxCtrl(SIETxCtrl),
  (.SIETxCtrl(SIETxCtrl),
  .SIETxData(SIETxData),
  .SIETxData(SIETxData),
  .SIETxGnt(SIETxGnt),
  .SIETxGnt(SIETxGnt),
Line 348... Line 337...
  .TxDataOutTick(USBWireDataOutTick),
  .TxDataOutTick(USBWireDataOutTick),
  .TxCtrlIn(TxCtrlFromArbToWire),
  .TxCtrlIn(TxCtrlFromArbToWire),
  .TxCtrlOut(USBWireCtrlOut),
  .TxCtrlOut(USBWireCtrlOut),
  .USBWireRdy(USBWireRdy),
  .USBWireRdy(USBWireRdy),
  .USBWireWEn(USBWireWEn),
  .USBWireWEn(USBWireWEn),
  .disableWireReadOut(disableWireRead),
  .TxWireActiveDrive(TxWireActiveDrive),
  .fullSpeedRate(fullSpeedBitRate),
  .fullSpeedRate(fullSpeedBitRate),
  .clk(clk),
  .clk(clk),
  .rst(rst),
  .rst(rst)
  .noActivityTimeOut(noActivityTimeOut) );
   );
 
 
 
 
 
 
readUSBWireData u_readUSBWireData
readUSBWireData u_readUSBWireData
  (.RxBitsIn(USBWireDataIn),
  (.RxBitsIn(USBWireDataIn),
  .RxDataInTick(USBWireDataInTick),
  .RxDataInTick(USBWireDataInTick),
  .RxBitsOut(RxWireDataFromWireRxToSIERx),
  .RxBitsOut(RxWireDataFromWireRx),
  .SIERxRdyIn(SIERxRdyOut),
  .SIERxRdyIn(processRxBitRdy),
  .SIERxWEn(RxWireDataWEn),
  .SIERxWEn(RxWireDataWEn),
  .fullSpeedRate(fullSpeedBitRate),
  .fullSpeedRate(fullSpeedBitRate),
  .disableWireRead(disableWireRead),
  .TxWireActiveDrive(TxWireActiveDrive),
  .clk(clk),
  .clk(clk),
  .rst(rst) );
  .rst(rst),
 
  .noActivityTimeOut(noActivityTimeOut));
 
 
 
 
endmodule
endmodule
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.