| Line 1... |
Line 1... |
|
|
|
// File : ../RTL/slaveController/slaveGetpacket.v
|
|
// Generated : 10/06/06 19:35:33
|
|
// From : ../RTL/slaveController/slaveGetpacket.asf
|
|
// By : FSM2VHDL ver. 5.0.0.9
|
|
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// slaveGetPacket
|
//// slaveGetPacket
|
//// ////
|
//// ////
|
//// This file is part of the usbhostslave opencores effort.
|
//// This file is part of the usbhostslave opencores effort.
|
| Line 40... |
Line 45... |
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
`timescale 1ns / 1ps
|
`include "timescale.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
`include "usbSerialInterfaceEngine_h.v"
|
`include "usbConstants_h.v"
|
`include "usbConstants_h.v"
|
|
|
module slaveGetPacket (ACKRxed, bitStuffError, clk, CRCError, dataSequence, endPointReady, getPacketEn, rst, RXDataIn, RXDataValid, RXFifoData, RXFifoFull, RXFifoWEn, RXOverflow, RXPacketRdy, RxPID, RXStreamStatusIn, RXTimeOut, SIERxTimeOut, SIERxTimeOutEn);
|
module slaveGetPacket (ACKRxed, CRCError, RXDataIn, RXDataValid, RXFifoData, RXFifoFull, RXFifoWEn, RXOverflow, RXPacketRdy, RXStreamStatusIn, RXTimeOut, RxPID, SIERxTimeOut, SIERxTimeOutEn, bitStuffError, clk, dataSequence, endPointReady, getPacketEn, rst);
|
input clk;
|
|
input endPointReady;
|
|
input getPacketEn;
|
|
input rst;
|
|
input [7:0]RXDataIn;
|
input [7:0]RXDataIn;
|
input RXDataValid;
|
input RXDataValid;
|
input RXFifoFull;
|
input RXFifoFull;
|
input [7:0]RXStreamStatusIn;
|
input [7:0]RXStreamStatusIn;
|
input SIERxTimeOut; // Single cycle pulse
|
input SIERxTimeOut; // Single cycle pulse
|
|
input clk;
|
|
input endPointReady;
|
|
input getPacketEn;
|
|
input rst;
|
output ACKRxed;
|
output ACKRxed;
|
output bitStuffError;
|
|
output CRCError;
|
output CRCError;
|
output dataSequence;
|
|
output [7:0]RXFifoData;
|
output [7:0]RXFifoData;
|
output RXFifoWEn;
|
output RXFifoWEn;
|
output RXOverflow;
|
output RXOverflow;
|
output RXPacketRdy;
|
output RXPacketRdy;
|
output [3:0]RxPID;
|
|
output RXTimeOut;
|
output RXTimeOut;
|
|
output [3:0] RxPID;
|
output SIERxTimeOutEn;
|
output SIERxTimeOutEn;
|
|
output bitStuffError;
|
|
output dataSequence;
|
|
|
reg ACKRxed, next_ACKRxed;
|
reg ACKRxed, next_ACKRxed;
|
reg bitStuffError, next_bitStuffError;
|
|
wire clk;
|
|
reg CRCError, next_CRCError;
|
reg CRCError, next_CRCError;
|
reg dataSequence, next_dataSequence;
|
|
wire endPointReady;
|
|
wire getPacketEn;
|
|
wire rst;
|
|
wire [7:0]RXDataIn;
|
wire [7:0]RXDataIn;
|
wire RXDataValid;
|
wire RXDataValid;
|
reg [7:0]RXFifoData, next_RXFifoData;
|
reg [7:0]RXFifoData, next_RXFifoData;
|
wire RXFifoFull;
|
wire RXFifoFull;
|
reg RXFifoWEn, next_RXFifoWEn;
|
reg RXFifoWEn, next_RXFifoWEn;
|
reg RXOverflow, next_RXOverflow;
|
reg RXOverflow, next_RXOverflow;
|
reg RXPacketRdy, next_RXPacketRdy;
|
reg RXPacketRdy, next_RXPacketRdy;
|
reg [3:0]RxPID, next_RxPID;
|
|
wire [7:0]RXStreamStatusIn;
|
wire [7:0]RXStreamStatusIn;
|
reg RXTimeOut, next_RXTimeOut;
|
reg RXTimeOut, next_RXTimeOut;
|
|
reg [3:0] RxPID, next_RxPID;
|
wire SIERxTimeOut;
|
wire SIERxTimeOut;
|
reg SIERxTimeOutEn, next_SIERxTimeOutEn;
|
reg SIERxTimeOutEn, next_SIERxTimeOutEn;
|
|
reg bitStuffError, next_bitStuffError;
|
|
wire clk;
|
|
reg dataSequence, next_dataSequence;
|
|
wire endPointReady;
|
|
wire getPacketEn;
|
|
wire rst;
|
|
|
// diagram signals declarations
|
// diagram signals declarations
|
reg [7:0]RXByte, next_RXByte;
|
|
reg [7:0]RXByteOld, next_RXByteOld;
|
reg [7:0]RXByteOld, next_RXByteOld;
|
reg [7:0]RXByteOldest, next_RXByteOldest;
|
reg [7:0]RXByteOldest, next_RXByteOldest;
|
|
reg [7:0]RXByte, next_RXByte;
|
reg [7:0]RXStreamStatus, next_RXStreamStatus;
|
reg [7:0]RXStreamStatus, next_RXStreamStatus;
|
|
|
// BINARY ENCODED state machine: slvGetPkt
|
// BINARY ENCODED state machine: slvGetPkt
|
// State codes definitions:
|
// State codes definitions:
|
`define PROC_PKT_CHK_PID 5'b00000
|
`define PROC_PKT_CHK_PID 5'b00000
|
| Line 115... |
Line 120... |
`define WAIT_EN 5'b01111
|
`define WAIT_EN 5'b01111
|
`define PKT_RDY 5'b10000
|
`define PKT_RDY 5'b10000
|
`define PROC_PKT_DATA_LOOP_DELAY 5'b10001
|
`define PROC_PKT_DATA_LOOP_DELAY 5'b10001
|
`define PROC_PKT_DATA_LOOP_EP_N_RDY 5'b10010
|
`define PROC_PKT_DATA_LOOP_EP_N_RDY 5'b10010
|
|
|
reg [4:0]CurrState_slvGetPkt, NextState_slvGetPkt;
|
reg [4:0] CurrState_slvGetPkt;
|
|
reg [4:0] NextState_slvGetPkt;
|
|
|
|
|
|
//--------------------------------------------------------------------
|
// Machine: slvGetPkt
|
// Machine: slvGetPkt
|
|
//--------------------------------------------------------------------
|
// NextState logic (combinatorial)
|
//----------------------------------
|
always @ (RXByte or RXDataValid or RXDataIn or RXStreamStatusIn or RXStreamStatus or endPointReady or RXFifoFull or RXByteOldest or RXByteOld or SIERxTimeOut or getPacketEn or RXOverflow or ACKRxed or CRCError or bitStuffError or dataSequence or RXFifoWEn or RXFifoData or RXPacketRdy or RXTimeOut or RxPID or SIERxTimeOutEn or CurrState_slvGetPkt)
|
// Next State Logic (combinatorial)
|
begin
|
//----------------------------------
|
|
always @ (RXDataIn or RXStreamStatusIn or RXByte or RXByteOldest or RXByteOld or RXDataValid or SIERxTimeOut or RXStreamStatus or getPacketEn or endPointReady or RXFifoFull or CRCError or bitStuffError or RXOverflow or RXTimeOut or ACKRxed or dataSequence or SIERxTimeOutEn or RxPID or RXPacketRdy or RXFifoWEn or RXFifoData or CurrState_slvGetPkt)
|
|
begin : slvGetPkt_NextState
|
NextState_slvGetPkt <= CurrState_slvGetPkt;
|
NextState_slvGetPkt <= CurrState_slvGetPkt;
|
// Set default values for outputs and signals
|
// Set default values for outputs and signals
|
|
next_CRCError <= CRCError;
|
|
next_bitStuffError <= bitStuffError;
|
next_RXOverflow <= RXOverflow;
|
next_RXOverflow <= RXOverflow;
|
|
next_RXTimeOut <= RXTimeOut;
|
next_ACKRxed <= ACKRxed;
|
next_ACKRxed <= ACKRxed;
|
|
next_dataSequence <= dataSequence;
|
|
next_SIERxTimeOutEn <= SIERxTimeOutEn;
|
next_RXByte <= RXByte;
|
next_RXByte <= RXByte;
|
next_RXStreamStatus <= RXStreamStatus;
|
next_RXStreamStatus <= RXStreamStatus;
|
|
next_RxPID <= RxPID;
|
|
next_RXPacketRdy <= RXPacketRdy;
|
next_RXByteOldest <= RXByteOldest;
|
next_RXByteOldest <= RXByteOldest;
|
next_CRCError <= CRCError;
|
|
next_bitStuffError <= bitStuffError;
|
|
next_dataSequence <= dataSequence;
|
|
next_RXByteOld <= RXByteOld;
|
next_RXByteOld <= RXByteOld;
|
next_RXFifoWEn <= RXFifoWEn;
|
next_RXFifoWEn <= RXFifoWEn;
|
next_RXFifoData <= RXFifoData;
|
next_RXFifoData <= RXFifoData;
|
next_RXPacketRdy <= RXPacketRdy;
|
case (CurrState_slvGetPkt)
|
next_RXTimeOut <= RXTimeOut;
|
|
next_RxPID <= RxPID;
|
|
next_SIERxTimeOutEn <= SIERxTimeOutEn;
|
|
case (CurrState_slvGetPkt) // synopsys parallel_case full_case
|
|
`START_GP:
|
`START_GP:
|
begin
|
|
NextState_slvGetPkt <= `WAIT_EN;
|
NextState_slvGetPkt <= `WAIT_EN;
|
end
|
|
`WAIT_PKT:
|
`WAIT_PKT:
|
begin
|
begin
|
next_CRCError <= 1'b0;
|
next_CRCError <= 1'b0;
|
next_bitStuffError <= 1'b0;
|
next_bitStuffError <= 1'b0;
|
next_RXOverflow <= 1'b0;
|
next_RXOverflow <= 1'b0;
|
| Line 167... |
Line 174... |
NextState_slvGetPkt <= `PKT_RDY;
|
NextState_slvGetPkt <= `PKT_RDY;
|
next_RXTimeOut <= 1'b1;
|
next_RXTimeOut <= 1'b1;
|
end
|
end
|
end
|
end
|
`CHK_PKT_START:
|
`CHK_PKT_START:
|
begin
|
|
if (RXStreamStatus == `RX_PACKET_START)
|
if (RXStreamStatus == `RX_PACKET_START)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_CHK_PID;
|
NextState_slvGetPkt <= `PROC_PKT_CHK_PID;
|
next_RxPID <= RXByte[3:0];
|
next_RxPID <= RXByte[3:0];
|
end
|
end
|
else
|
else
|
begin
|
begin
|
NextState_slvGetPkt <= `PKT_RDY;
|
NextState_slvGetPkt <= `PKT_RDY;
|
next_RXTimeOut <= 1'b1;
|
next_RXTimeOut <= 1'b1;
|
end
|
end
|
end
|
|
`WAIT_EN:
|
`WAIT_EN:
|
begin
|
begin
|
next_RXPacketRdy <= 1'b0;
|
next_RXPacketRdy <= 1'b0;
|
next_SIERxTimeOutEn <= 1'b0;
|
next_SIERxTimeOutEn <= 1'b0;
|
if (getPacketEn == 1'b1)
|
if (getPacketEn == 1'b1)
|
begin
|
|
NextState_slvGetPkt <= `WAIT_PKT;
|
NextState_slvGetPkt <= `WAIT_PKT;
|
end
|
end
|
end
|
|
`PKT_RDY:
|
`PKT_RDY:
|
begin
|
begin
|
next_RXPacketRdy <= 1'b1;
|
next_RXPacketRdy <= 1'b1;
|
NextState_slvGetPkt <= `WAIT_EN;
|
NextState_slvGetPkt <= `WAIT_EN;
|
end
|
end
|
`PROC_PKT_CHK_PID:
|
`PROC_PKT_CHK_PID:
|
begin
|
|
if (RXByte[1:0] == `HANDSHAKE)
|
if (RXByte[1:0] == `HANDSHAKE)
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_HS;
|
NextState_slvGetPkt <= `PROC_PKT_HS;
|
end
|
|
else if (RXByte[1:0] == `DATA)
|
else if (RXByte[1:0] == `DATA)
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D1;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D1;
|
end
|
|
else
|
else
|
begin
|
|
NextState_slvGetPkt <= `PKT_RDY;
|
NextState_slvGetPkt <= `PKT_RDY;
|
end
|
|
end
|
|
`PROC_PKT_HS:
|
`PROC_PKT_HS:
|
begin
|
|
if (RXDataValid == 1'b1)
|
if (RXDataValid == 1'b1)
|
begin
|
begin
|
NextState_slvGetPkt <= `PKT_RDY;
|
NextState_slvGetPkt <= `PKT_RDY;
|
next_RXOverflow <= RXDataIn[`RX_OVERFLOW_BIT];
|
next_RXOverflow <= RXDataIn[`RX_OVERFLOW_BIT];
|
next_ACKRxed <= RXDataIn[`ACK_RXED_BIT];
|
next_ACKRxed <= RXDataIn[`ACK_RXED_BIT];
|
end
|
end
|
end
|
|
`PROC_PKT_DATA_W_D1:
|
`PROC_PKT_DATA_W_D1:
|
begin
|
|
if (RXDataValid == 1'b1)
|
if (RXDataValid == 1'b1)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D1;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D1;
|
next_RXByte <= RXDataIn;
|
next_RXByte <= RXDataIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
end
|
end
|
end
|
|
`PROC_PKT_DATA_CHK_D1:
|
`PROC_PKT_DATA_CHK_D1:
|
begin
|
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D2;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D2;
|
next_RXByteOldest <= RXByte;
|
next_RXByteOldest <= RXByte;
|
end
|
end
|
else
|
else
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
end
|
|
end
|
|
`PROC_PKT_DATA_W_D2:
|
`PROC_PKT_DATA_W_D2:
|
begin
|
|
if (RXDataValid == 1'b1)
|
if (RXDataValid == 1'b1)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D2;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D2;
|
next_RXByte <= RXDataIn;
|
next_RXByte <= RXDataIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
end
|
end
|
end
|
|
`PROC_PKT_DATA_FIN:
|
`PROC_PKT_DATA_FIN:
|
begin
|
begin
|
next_CRCError <= RXByte[`CRC_ERROR_BIT];
|
next_CRCError <= RXByte[`CRC_ERROR_BIT];
|
next_bitStuffError <= RXByte[`BIT_STUFF_ERROR_BIT];
|
next_bitStuffError <= RXByte[`BIT_STUFF_ERROR_BIT];
|
next_dataSequence <= RXByte[`DATA_SEQUENCE_BIT];
|
next_dataSequence <= RXByte[`DATA_SEQUENCE_BIT];
|
NextState_slvGetPkt <= `PKT_RDY;
|
NextState_slvGetPkt <= `PKT_RDY;
|
end
|
end
|
`PROC_PKT_DATA_CHK_D2:
|
`PROC_PKT_DATA_CHK_D2:
|
begin
|
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D3;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_W_D3;
|
next_RXByteOld <= RXByte;
|
next_RXByteOld <= RXByte;
|
end
|
end
|
else
|
else
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
end
|
|
end
|
|
`PROC_PKT_DATA_W_D3:
|
`PROC_PKT_DATA_W_D3:
|
begin
|
|
if (RXDataValid == 1'b1)
|
if (RXDataValid == 1'b1)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D3;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_CHK_D3;
|
next_RXByte <= RXDataIn;
|
next_RXByte <= RXDataIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
next_RXStreamStatus <= RXStreamStatusIn;
|
end
|
end
|
end
|
|
`PROC_PKT_DATA_CHK_D3:
|
`PROC_PKT_DATA_CHK_D3:
|
begin
|
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
if (RXStreamStatus == `RX_PACKET_STREAM)
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_CHK_FIFO;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_CHK_FIFO;
|
end
|
|
else
|
else
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
end
|
|
end
|
|
`PROC_PKT_DATA_LOOP_CHK_FIFO:
|
`PROC_PKT_DATA_LOOP_CHK_FIFO:
|
begin
|
|
if (endPointReady == 1'b0)
|
if (endPointReady == 1'b0)
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_EP_N_RDY;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_EP_N_RDY;
|
end
|
|
else if (RXFifoFull == 1'b1)
|
else if (RXFifoFull == 1'b1)
|
begin
|
begin
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_FIFO_FULL;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_FIFO_FULL;
|
next_RXOverflow <= 1'b1;
|
next_RXOverflow <= 1'b1;
|
end
|
end
|
| Line 305... |
Line 275... |
next_RXFifoWEn <= 1'b1;
|
next_RXFifoWEn <= 1'b1;
|
next_RXFifoData <= RXByteOldest;
|
next_RXFifoData <= RXByteOldest;
|
next_RXByteOldest <= RXByteOld;
|
next_RXByteOldest <= RXByteOld;
|
next_RXByteOld <= RXByte;
|
next_RXByteOld <= RXByte;
|
end
|
end
|
end
|
|
`PROC_PKT_DATA_LOOP_FIFO_FULL:
|
`PROC_PKT_DATA_LOOP_FIFO_FULL:
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_W_D;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_W_D;
|
end
|
|
`PROC_PKT_DATA_LOOP_W_D:
|
`PROC_PKT_DATA_LOOP_W_D:
|
begin
|
begin
|
next_RXFifoWEn <= 1'b0;
|
next_RXFifoWEn <= 1'b0;
|
if ((RXDataValid == 1'b1) && (RXStreamStatusIn == `RX_PACKET_STREAM))
|
if ((RXDataValid == 1'b1) && (RXStreamStatusIn == `RX_PACKET_STREAM))
|
begin
|
begin
|
| Line 325... |
Line 292... |
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_FIN;
|
next_RXByte <= RXDataIn;
|
next_RXByte <= RXDataIn;
|
end
|
end
|
end
|
end
|
`PROC_PKT_DATA_LOOP_DELAY:
|
`PROC_PKT_DATA_LOOP_DELAY:
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_CHK_FIFO;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_CHK_FIFO;
|
end
|
|
`PROC_PKT_DATA_LOOP_EP_N_RDY: // Discard data
|
`PROC_PKT_DATA_LOOP_EP_N_RDY: // Discard data
|
begin
|
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_W_D;
|
NextState_slvGetPkt <= `PROC_PKT_DATA_LOOP_W_D;
|
end
|
|
endcase
|
endcase
|
end
|
end
|
|
|
|
//----------------------------------
|
// Current State Logic (sequential)
|
// Current State Logic (sequential)
|
|
//----------------------------------
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin : slvGetPkt_CurrentState
|
if (rst)
|
if (rst)
|
CurrState_slvGetPkt <= `START_GP;
|
CurrState_slvGetPkt <= `START_GP;
|
else
|
else
|
CurrState_slvGetPkt <= NextState_slvGetPkt;
|
CurrState_slvGetPkt <= NextState_slvGetPkt;
|
end
|
end
|
|
|
|
//----------------------------------
|
// Registered outputs logic
|
// Registered outputs logic
|
|
//----------------------------------
|
always @ (posedge clk)
|
always @ (posedge clk)
|
begin
|
begin : slvGetPkt_RegOutput
|
if (rst)
|
if (rst)
|
begin
|
begin
|
RXOverflow <= 1'b0;
|
RXByteOld <= 8'h00;
|
ACKRxed <= 1'b0;
|
RXByteOldest <= 8'h00;
|
CRCError <= 1'b0;
|
RXByte <= 8'h00;
|
bitStuffError <= 1'b0;
|
RXStreamStatus <= 8'h00;
|
dataSequence <= 1'b0;
|
RXPacketRdy <= 1'b0;
|
RXFifoWEn <= 1'b0;
|
RXFifoWEn <= 1'b0;
|
RXFifoData <= 8'h00;
|
RXFifoData <= 8'h00;
|
RXPacketRdy <= 1'b0;
|
CRCError <= 1'b0;
|
|
bitStuffError <= 1'b0;
|
|
RXOverflow <= 1'b0;
|
RXTimeOut <= 1'b0;
|
RXTimeOut <= 1'b0;
|
RxPID <= 4'h0;
|
ACKRxed <= 1'b0;
|
|
dataSequence <= 1'b0;
|
SIERxTimeOutEn <= 1'b0;
|
SIERxTimeOutEn <= 1'b0;
|
RXByte <= 8'h00;
|
RxPID <= 4'h0;
|
RXStreamStatus <= 8'h00;
|
|
RXByteOldest <= 8'h00;
|
|
RXByteOld <= 8'h00;
|
|
end
|
end
|
else
|
else
|
begin
|
begin
|
RXOverflow <= next_RXOverflow;
|
RXByteOld <= next_RXByteOld;
|
ACKRxed <= next_ACKRxed;
|
RXByteOldest <= next_RXByteOldest;
|
CRCError <= next_CRCError;
|
RXByte <= next_RXByte;
|
bitStuffError <= next_bitStuffError;
|
RXStreamStatus <= next_RXStreamStatus;
|
dataSequence <= next_dataSequence;
|
RXPacketRdy <= next_RXPacketRdy;
|
RXFifoWEn <= next_RXFifoWEn;
|
RXFifoWEn <= next_RXFifoWEn;
|
RXFifoData <= next_RXFifoData;
|
RXFifoData <= next_RXFifoData;
|
RXPacketRdy <= next_RXPacketRdy;
|
CRCError <= next_CRCError;
|
|
bitStuffError <= next_bitStuffError;
|
|
RXOverflow <= next_RXOverflow;
|
RXTimeOut <= next_RXTimeOut;
|
RXTimeOut <= next_RXTimeOut;
|
RxPID <= next_RxPID;
|
ACKRxed <= next_ACKRxed;
|
|
dataSequence <= next_dataSequence;
|
SIERxTimeOutEn <= next_SIERxTimeOutEn;
|
SIERxTimeOutEn <= next_SIERxTimeOutEn;
|
RXByte <= next_RXByte;
|
RxPID <= next_RxPID;
|
RXStreamStatus <= next_RXStreamStatus;
|
|
RXByteOldest <= next_RXByteOldest;
|
|
RXByteOld <= next_RXByteOld;
|
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
No newline at end of file
|
No newline at end of file
|
