URL
https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk
Show entire file |
Details |
Blame |
View Log
Rev 40 |
Rev 43 |
Line 145... |
Line 145... |
wire rstSyncToBusClk;
|
wire rstSyncToBusClk;
|
wire rstSyncToUsbClk;
|
wire rstSyncToUsbClk;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableToSIE;
|
wire noActivityTimeOutEnableFromHost;
|
wire noActivityTimeOutEnableFromHost;
|
|
|
assign USBFullSpeed = fullSpeedBitRateToSIE;
|
// This is not a bug.
|
|
// USBFullSpeed controls the PHY edge speed.
|
|
// The only time that the PHY needs to operate with low speed edge rate is
|
|
// when the host is directly connected to a low speed device. And when this is true, fullSpeedPolarity
|
|
// will be low. When the host is connected to a low speed device via a hub, then speed can be full or low
|
|
// but according to spec edge speed must be full rate edge speed.
|
|
assign USBFullSpeed = fullSpeedPolarityToSIE;
|
|
//assign USBFullSpeed = fullSpeedBitRateToSIE;
|
|
|
usbHostControl u_usbHostControl(
|
usbHostControl u_usbHostControl(
|
.busClk(clk_i),
|
.busClk(clk_i),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.rstSyncToBusClk(rstSyncToBusClk),
|
.usbClk(usbClk),
|
.usbClk(usbClk),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.