OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [wrapper/] [usbHostSlave.v] - Diff between revs 18 and 20

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 18 Rev 20
Line 206... Line 206...
wire slaveEP1TxFifoSel;
wire slaveEP1TxFifoSel;
wire slaveEP2TxFifoSel;
wire slaveEP2TxFifoSel;
wire slaveEP3TxFifoSel;
wire slaveEP3TxFifoSel;
wire rstSyncToBusClk;
wire rstSyncToBusClk;
wire rstSyncToUsbClk;
wire rstSyncToUsbClk;
 
wire noActivityTimeOutEnableToSIE;
 
wire noActivityTimeOutEnableFromHost;
 
wire noActivityTimeOutEnableFromSlave;
 
 
assign USBFullSpeed = fullSpeedBitRateToSIE;
assign USBFullSpeed = fullSpeedBitRateToSIE;
 
 
usbHostControl u_usbHostControl(
usbHostControl u_usbHostControl(
  .busClk(clk_i),
  .busClk(clk_i),
Line 224... Line 227...
  .RxFifoFull(hostRxFifoFull),
  .RxFifoFull(hostRxFifoFull),
  .RxByteStatus(RxCtrlOut),
  .RxByteStatus(RxCtrlOut),
  .RxData(RxDataFromSIE),
  .RxData(RxDataFromSIE),
  .RxDataValid(RxDataOutWEn),
  .RxDataValid(RxDataOutWEn),
  .SIERxTimeOut(noActivityTimeOut),
  .SIERxTimeOut(noActivityTimeOut),
 
  .SIERxTimeOutEn(noActivityTimeOutEnableFromHost),
  .fullSpeedRate(fullSpeedBitRateFromHost),
  .fullSpeedRate(fullSpeedBitRateFromHost),
  .fullSpeedPol(fullSpeedPolarityFromHost),
  .fullSpeedPol(fullSpeedPolarityFromHost),
  .HCTxPortEn(SIEPortWEnFromHost),
  .HCTxPortEn(SIEPortWEnFromHost),
  .HCTxPortRdy(SIEPortTxRdy),
  .HCTxPortRdy(SIEPortTxRdy),
  .HCTxPortData(SIEPortDataInFromHost),
  .HCTxPortData(SIEPortDataInFromHost),
Line 253... Line 257...
  .rstSyncToUsbClk(rstSyncToUsbClk),
  .rstSyncToUsbClk(rstSyncToUsbClk),
  .RxByteStatus(RxCtrlOut),
  .RxByteStatus(RxCtrlOut),
  .RxData(RxDataFromSIE),
  .RxData(RxDataFromSIE),
  .RxDataValid(RxDataOutWEn),
  .RxDataValid(RxDataOutWEn),
  .SIERxTimeOut(noActivityTimeOut),
  .SIERxTimeOut(noActivityTimeOut),
 
  .SIERxTimeOutEn(noActivityTimeOutEnableFromSlave),
  .RxFifoData(slaveRxFifoData),
  .RxFifoData(slaveRxFifoData),
  .fullSpeedRate(fullSpeedBitRateFromSlave),
  .fullSpeedRate(fullSpeedBitRateFromSlave),
  .fullSpeedPol(fullSpeedPolarityFromSlave),
  .fullSpeedPol(fullSpeedPolarityFromSlave),
  .SCTxPortEn(SIEPortWEnFromSlave),
  .SCTxPortEn(SIEPortWEnFromSlave),
  .SCTxPortRdy(SIEPortTxRdy),
  .SCTxPortRdy(SIEPortTxRdy),
Line 348... Line 353...
  .fullSpeedPolarityFromHost(fullSpeedPolarityFromHost),
  .fullSpeedPolarityFromHost(fullSpeedPolarityFromHost),
  .fullSpeedPolarityFromSlave(fullSpeedPolarityFromSlave),
  .fullSpeedPolarityFromSlave(fullSpeedPolarityFromSlave),
  .fullSpeedBitRateToSIE(fullSpeedBitRateToSIE),
  .fullSpeedBitRateToSIE(fullSpeedBitRateToSIE),
  .fullSpeedBitRateFromHost(fullSpeedBitRateFromHost),
  .fullSpeedBitRateFromHost(fullSpeedBitRateFromHost),
  .fullSpeedBitRateFromSlave(fullSpeedBitRateFromSlave),
  .fullSpeedBitRateFromSlave(fullSpeedBitRateFromSlave),
 
  .noActivityTimeOutEnableToSIE(noActivityTimeOutEnableToSIE),
 
  .noActivityTimeOutEnableFromHost(noActivityTimeOutEnableFromHost),
 
  .noActivityTimeOutEnableFromSlave(noActivityTimeOutEnableFromSlave),
  .dataIn(data_i),
  .dataIn(data_i),
  .dataOut(dataFromHostSlaveMux),
  .dataOut(dataFromHostSlaveMux),
  .address(address_i[0]),
  .address(address_i[0]),
  .writeEn(we_i),
  .writeEn(we_i),
  .strobe_i(strobe_i),
  .strobe_i(strobe_i),
Line 380... Line 388...
  .SIEPortDataIn(SIEPortDataInToSIE),
  .SIEPortDataIn(SIEPortDataInToSIE),
  .SIEPortTxRdy(SIEPortTxRdy),
  .SIEPortTxRdy(SIEPortTxRdy),
  .SIEPortWEn(SIEPortWEnToSIE),
  .SIEPortWEn(SIEPortWEnToSIE),
  .fullSpeedPolarity(fullSpeedPolarityToSIE),
  .fullSpeedPolarity(fullSpeedPolarityToSIE),
  .fullSpeedBitRate(fullSpeedBitRateToSIE),
  .fullSpeedBitRate(fullSpeedBitRateToSIE),
  .noActivityTimeOut(noActivityTimeOut)
  .noActivityTimeOut(noActivityTimeOut),
 
  .noActivityTimeOutEnable(noActivityTimeOutEnableToSIE)
);
);
 
 
//---Host fifos
//---Host fifos
TxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostTxFifo (
TxFifo #(HOST_FIFO_DEPTH, HOST_FIFO_ADDR_WIDTH) HostTxFifo (
  .usbClk(usbClk),
  .usbClk(usbClk),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.